



### TUTORIAL SCHEDULE (11.02.2021)

	<i>Session-1</i>	<i>Session-2</i>
09.00 AM – 09.25 AM	<i>Joining the Meeting Hall</i>	<i>Joining the Meeting Hall</i>
09.30 AM – 11.00 AM	Fundamentals of RF/Analog Device Modelling – RLC by <b>Mr. Praveen Paul, RF &amp; Analog Mixed Signal Compact Modeling Engineer, GLOBALFOUNDRIES.</b>	Surviving the electronics revolution requires a digital strategy - <b>Mr.Pavan Kumar Nanduri, Senior Application Engineer, Mentor Graphics</b>
11.00 AM – 11.30 AM	Break	
11.30 AM – 1.00 PM	Fundamentals of RF/Analog Device Modelling – RLC - <b>Mr. Varuna AB, Design Enablement group, GLOBALFOUNDRIES</b>	Surviving the electronics revolution requires a digital strategy - <b>Mr.Pavan Kumar Nanduri, Senior Application Engineer, Mentor Graphics</b>
01.00 PM – 2.00 PM	LUNCH	
2.00 PM – 3.30 PM	Introduction to Intel FPGAs and FPGA Accelerators - <b>Mr. Padmanaban Kalyanaraman, FPGA University Outreach Program Specialist , Intel's Programmable Solutions Group</b>	Testing of electronic circuits and chips using DFT Methodologies with Tessent DFT solution – <b>Mr. Jai Sehgal, Corporate Application Engineer, Siemens EDA business</b>
3.30 PM – 4.00 PM	Break	
4.00 PM – 5.30 PM	Introduction to Intel FPGAs and FPGA Accelerators - <b>Mr. Padmanaban Kalyanaraman, FPGA University Outreach Program Specialist , Intel's Programmable Solutions Group</b>	Testing of electronic circuits and chips using DFT Methodologies with Tessent DFT solution – <b>Mr. Jai Sehgal, Corporate Application Engineer, Siemens EDA business</b>

Industry Partner

