



**VIT**<sup>®</sup>  
Vellore Institute of Technology  
(Deemed to be University under section 3 of UGC Act, 1956)

## School of Electronics Engineering

Department of Micro and Nano Electronics  
in association with Entuple Technologies

**Cordially invites you for**

### Two-day Training Program

on

## ASIC Design using Cadence EDA Tools

9<sup>th</sup> - 10<sup>th</sup> November 2024 (10:00 AM - 5:00 PM)

Venue: Gallery-1 (Shakespeare Gallery)

#### Who Can Attend

**UG and PG Students**

**Research Scholars**

#### Resource Person

**Mr. V. Navaneethakrishnan,**  
Senior Field Application Engineer,  
Entuple Technologies Pvt Ltd., Bangalore

#### Advisors

**Dr. Sivanantham S, Professor & Dean, SENSE**

**Dr. Jasmin Pemeena Priyadarisini,**  
Professor & Associate Dean, SENSE

**Dr. Jagannadha Naidu K,**  
Associate Professor, & Head,  
Department of Micro & Nano Electronics,  
SENSE

#### Registration Link:

<https://events.vit.ac.in/>

**Registration Fee: Rs. 200 (including GST)**

#### Coordinators

**Dr. Antony Xavier Glittas, Asst. Professor Sr.,**  
**Dr. Prayline Rajabai C, Asst. Professor Sr.,**  
Department of Micro & Nano Electronics,  
SENSE

**Email: [antonyxavier.glittas@vit.ac.in](mailto:antonyxavier.glittas@vit.ac.in);**  
[prayline.c@vit.ac.in](mailto:prayline.c@vit.ac.in)

**Mobile: 9894260869/ 7200577872**

# Agenda

Day-1	Session 1 (10 AM – 1 PM)	Session 2 (2 PM – 5 PM)
<p><b>Day-1: 9<sup>th</sup> November 2024</b></p>	<ul style="list-style-type: none"> <li>➤ Introduction to IC Physical Design Flow</li> <li>➤ Cadence EDA tools for PD Flow.</li> <li>➤ Functional Simulation using Incisive tool.</li> <li>➤ Coverage analysis using IMC tool</li> <li>➤ Introduction to TCL Scripting</li> <li>➤ RTL Synthesis using Genus Synthesis Solution</li> <li>➤ Physical Aware Synthesis using Genus</li> </ul>	<ul style="list-style-type: none"> <li>➤ Physical Implementation using Innovus that includes                             <ul style="list-style-type: none"> <li>✓ Floor Planning</li> <li>✓ Power Planning</li> <li>✓ Placement</li> <li>✓ CTS</li> <li>✓ Routing</li> </ul> </li> <li>➤ Timing Analysis including AOCV and POCV</li> <li>➤ Power Analysis</li> <li>➤ Parasitic Extraction</li> <li>➤ ECO flow</li> <li>➤ DRC, LVS</li> <li>➤ Generation of GDSII</li> </ul>
Day-2	Session 1 (10 AM – 12 PM)	Session 2 (2 PM – 4 PM)
<p><b>Day-2: 10<sup>th</sup> November 2024</b></p>	<ul style="list-style-type: none"> <li>➤ Introduction to STA including AOCV and POCV</li> <li>➤ Timing Analysis using Innovus including AOCV and POCV</li> <li>➤ STA flow using TEMPUS tool including AOCV and POCV</li> </ul>	<ul style="list-style-type: none"> <li>➤ Introduction to Power Analysis</li> <li>➤ Power Analysis, IR (Static and Dynamic) and EM analysis using VOLTUS</li> <li>➤ Basic flow using VOLTUS tool including Power Analysis, IR (Static and Dynamic) and</li> <li>➤ EM analysis</li> </ul>

**Demo:** The sessions will be demonstrated by using Complex SoC design with 10 minimum macros in the design as an example.