

One Day workshop on

On

ASIC Design Using Cadence Tools

Department of Micro and Nano electronics engineering School of Electronics Engineering, VIT, Vellore.

About the Course: The *Value-Added Lecture on ASIC Design* aims to introduce students to the most in-demand skills in the field of ASIC design. The course covers both the fundamental concepts and practical hands-on training required in ASIC development. Students will gain experience across the complete design flow — from RTL to Netlist generation — including timing design using **Tempus** and DFT implementation using the **Modus** tool. This comprehensive training enables students to efficiently manage design projects and build a strong foundation for a career as an **ASIC Design Engineer**

Highlight of the Course:

- 8 hours Course Duration
- Introduction to Timing and DFT
- Practical training: Hands on experience
- STA using Cadence TEMPUS
- DFT Using Cadence MODUS

Contact Numbers 9790155650 – Ravi S 9894972399 – Karthikeyan – TO 6383145778 – Mahesh –Lab Asst

Registration amount: Rs 200/ (Incl of GST)

Date: 01-11-2025 Time: 9am to 5pm

Course Experts


Faculty:

Industry: Mr. Navaneetha Krishnan Veerachamy,

Senior Field Application Engineer at Entuple Technologies in Bengaluru,

India.

Dr. Harish M Kittur. Dr Ravi S SENSE



Advisory Committee

Dr. Jasmin Pemeena Priyadarisini Dean, School of Electronics Engineering, VIT, Vellore

Dr. Sri Adibhatla Sridevi, Professor & HOD Department of Micro and Nanoelectronics Engineering, SENSE

Faculty Coordinators:

Dr. S Ravi,

Associate Professor, SENSE,

Email: msravi@vit.ac.in

Dr. Harish M Kittur,

Professor, SENSE,

Email:kittur@vit.ac.in

Payments Link

https://events.vit.ac.in/