



SCHOOL OF ELECTRONICS ENGINEERING

M. Tech VLSI Design (M.Tech MVD)

Curriculum

(2025-2026 admitted students)



VIT[®]
Vellore Institute of Technology
(Deemed to be University under section 3 of UGC Act, 1956)

Adaptive Curriculum for Excellence –ACE 2025-26

M.Tech VLSI Design

Program Educational Objectives

1. The graduates will be successful in setting their career paths as VLSI design, test and verification engineers in the industry as well as researchers in the relevant fields.
2. The students will be engineering practitioners and leaders, who would help in addressing the challenges in the semiconductor industry.
3. The graduates will be able to function in their profession as VLSI engineers with social awareness and responsibility and contribute to the economic growth of the country.

Program Outcomes

PO1: An ability to independently carry out research or investigation and development work to solve practical problems.

PO2: An ability to write and present a substantial technical report/document.

PO3: Students should be able to demonstrate a degree of mastery over the area as per the specialization of the program.

PO4: Apply advanced concepts in Physics of semiconductor devices to design VLSI systems.

PO5: Design ASIC and FPGA based systems using industry standard tools.

PO6: Solve research gaps and provide solutions to socio-economic, and environmental problems.

Curriculum Structure

| Program Credit Structure | Credits |
|--|----------------|
| University Core Courses | 39 |
| Professional Core Courses | 24 |
| Professional Elective courses | 14 |
| Open Elective Courses | 03 |
| Total Graded Credit Requirement | 80 |

University Core courses (39 Credits)

| S.No | Course Title | L | T | P | C |
|-------------|---|----------|----------|----------|-----------|
| 1 | Technical Report Writing | 1 | 0 | 4 | 3 |
| 2 | Qualitative and Quantitative Skills Practice I | 3 | 0 | 0 | 3 |
| 3 | Qualitative and Quantitative Skills Practice II | 3 | 0 | 0 | 3 |
| 4 | Project Work | 0 | 0 | 0 | 10 |
| 5 | Internship I/ Dissertation I | 0 | 0 | 0 | 10 |
| 6 | Internship II/ Dissertation II | 0 | 0 | 0 | 10 |
| | Total Credits | | | | 39 |

Professional Core courses (24 Credits)

| S. No | Name of the Course | L | T | P | C |
|-------|---------------------------------|---|---|---|----|
| 1 | VLSI Devices and Technology | 3 | 0 | 2 | 4 |
| 2 | Digital IC Design | 3 | 1 | 0 | 4 |
| 3 | Digital System Design with FPGA | 3 | 0 | 2 | 4 |
| 4 | Analog IC Design | 3 | 0 | 2 | 4 |
| 5 | ASIC Design | 3 | 0 | 2 | 4 |
| 6 | VLSI Testing and Testability | 3 | 0 | 2 | 4 |
| | Total Credits | | | | 24 |

Professional Elective courses (14 Credits)

| S. No | Name of the Course | L | T | P | C |
|-------|---------------------------------|---|---|---|---|
| 7 | Low Power IC Design | 3 | 0 | 0 | 3 |
| 8 | VLSI Verification Methodologies | 3 | 0 | 2 | 4 |
| 9 | Mixed signal IC Design | 3 | 0 | 0 | 3 |
| 10 | CAD for VLSI | 3 | 1 | 0 | 4 |

| | | | | | |
|-----------|---|----------|----------|----------|----------|
| 11 | System-on-Chip Design | 3 | 1 | 0 | 4 |
| 12 | Nano Scale Devices and Circuit Design | 3 | 0 | 0 | 3 |
| 13 | RF IC Design | 3 | 0 | 0 | 3 |
| 14 | Advanced Computer Architecture | 3 | 0 | 0 | 3 |
| 15 | Neuromorphic computing | 3 | 0 | 0 | 3 |
| 16 | VLSI Digital Signal Processing | 3 | 0 | 0 | 3 |
| 17 | Electromagnetic Interference and Compatibility | 3 | 0 | 0 | 3 |
| 18 | Embedded System Design | 3 | 1 | 0 | 4 |
| 19 | Machine Learning and Deep Learning | 3 | 1 | 0 | 4 |

| Course Code | Course Title | L | T | P | C |
|--|------------------------------|------------------|---|----|----|
| MAVLD698 | Internship I/ Dissertation I | 0 | 0 | 20 | 10 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| To provide sufficient hands-on learning experience in the design, development, and analysis of appropriate products or processes. To enhance technical skill sets in the student's chosen field of study. To foster a research-oriented mindset through practical engagement. | | | | | |
| Course Outcomes | | | | | |
| Gain in-depth expertise in the major subject or field of study, including comprehensive understanding and critical insight into ongoing research and development trends. Develop the ability to approach complex problems holistically, enabling critical, independent, and creative thinking in identifying, formulating, and addressing multifaceted challenges. Cultivate a strong awareness of the ethical dimensions associated with research and development activities, promoting integrity and responsible conduct in scholarly and professional work. Enhance research communication and dissemination skills, including the ability to effectively present findings through technical writing, oral presentations, and scholarly discussions. Achieve recognition through publications in peer-reviewed journals and international conferences, which serve as valuable indicators of research quality and impact. | | | | | |
| General Guidelines | | | | | |
| (PROJECT DURATION - One Semester): - The dissertation may encompass a wide range of scholarly activities, including theoretical analysis, modeling and simulation, experimental investigation, prototype design, equipment fabrication, data correlation and analysis, software development, or applied research. It is expected to be an individual effort, demonstrating the student's independent capability in their area of specialization. The work may be conducted either within the university or externally, such as in a relevant industry or research institution. While not mandatory, publications resulting from the dissertation in peer-reviewed journals or international conferences will be considered a valuable addition, reflecting the quality and impact of the research undertaken. | | | | | |

| | |
|---|------------|
| Mode of Evaluation : Project Reviews, Project Reports, VivaVoce/Student Interactions | |
| Recommended by Board of Studies : | 02-06-2025 |
| Approved by Academic Council : No. 78 | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|--------------------------------|------------------|---|----|----|
| MAVLD699 | Internship II/ Dissertation II | 0 | 0 | 20 | 10 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| <p>To provide hands-on learning experience in the design of appropriate products or processes.</p> <p>To develop practical skills related to the development and analysis of engineering solutions.</p> <p>To enhance technical competencies in the student’s chosen field through experiential learning.</p> | | | | | |
| Course Outcomes | | | | | |
| <p>Formulate well-defined problem statements for complex, real-world scenarios by applying appropriate assumptions and constraints.</p> <p>Conduct comprehensive literature and patent searches to establish a strong foundation and context for the identified problem.</p> <p>Design and implement experimental or analytical approaches, including iterative solution development, and systematically document findings.</p> <p>Perform critical evaluations such as error analysis, bench marking, and cost estimation to assess the feasibility and efficiency of proposed solutions.</p> <p>Synthesize results to derive meaningful scientific conclusions or practical solutions, and effectively communicate the outcomes through technical reports and presentations.</p> | | | | | |
| General Guidelines | | | | | |
| <p>(PROJECT DURATION - One Semester): - The dissertation may encompass a wide range of scholarly activities, including theoretical analysis, modeling and simulation, experimental investigation, prototype design, equipment fabrication, data correlation and analysis, software development, or applied research. It is expected to be an individual effort, demonstrating the student's independent capability in their area of specialization. The work may be conducted either within the university or externally, such as in a relevant industry or research institution. While not mandatory, publications resulting from the dissertation in peer-reviewed journals or international conferences will be considered a valuable addition, reflecting the quality and impact of the research undertaken.</p> | | | | | |
| Mode of Evaluation :Project Reviews, Project Reports, VivaVoce/Student Interactions | | | | | |
| Recommended by Board of Studies : | | 02-06-2025 | | | |
| Approved by Academic Council : No. 78 | | 12-06-2025 | | | |

| Course Code | Course Title | L | T | P | C |
|---|-----------------------------------|------------------|---|---|---|
| MAVLD501 | VLSI Devices and Technology | 3 | 0 | 2 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Elucidate the fundamentals of intrinsic and extrinsic semiconductors, including carrier concentration, modeling, and the physics of various carrier current transport and tunneling mechanisms. | | | | | |
| 2. Understand the detailed physics and modelling of PN junction, MOS Capacitors, MOSFET | | | | | |
| 3. Understand the process involved in semiconductor manufacturing and fabrication | | | | | |
| Course Outcomes | | | | | |
| 1. Apply semiconductor physics & band diagrams to the design of PN junctions | | | | | |
| 2. Simulate and analyze the MOSCAP and MOSFET device structures. | | | | | |
| 3. Employ the VLSI fabrication processes for the manufacture of integrated circuits | | | | | |
| 4. Apply thin film deposition techniques for VLSI fabrication process | | | | | |
| 5. Design of VLSI devices using TCAD tools | | | | | |
| Module:1 | Semiconductor Physics and devices | 15 hours | | | |
| Introduction to semiconductor physics-Energy band diagrams-space charge layers-Poisson equation- Electric fields and potentials-p-n junction under applied bias-static current-voltage characteristics of p-n junctions-Breakdown mechanisms, p-n junction capacitance. Metal Gate-semiconductor work function, Energy band diagram of Metal-Oxide-Semiconductor contacts, Mode of Operations: Accumulation, Depletion, midgap and Inversion, 1D Electrostatics of MOS, Depletion Approximation, C-V characteristics of MOS, LFCV and HFCV, Non-idealities in MOS, oxide fixed charges, interfacial charges, flat band voltage, threshold voltage, MOSFET characteristics-triode, saturation region, channel length modulation. | | | | | |
| Module:2 | Device Modeling using TCAD | 7 hours | | | |
| Introduction to Technology computer aided design (TCAD) tools; Device simulation-terminal characteristics and distributions of carriers, current, field, potential and energy band diagrams within the device, Process simulation-observation of device structure and doping profile. | | | | | |
| Module:3 | IC Fabrication | 8 hours | | | |
| Introduction to semiconductor Manufacturing and Fabrication, Lithography Techniques :Photo, e-beam, Deep UV and nano-imprint, Lithography Limitations, Oxidation, Nitridation, Technological challenges, Dry etching, wet etching. | | | | | |
| Module:4 | Diffusion and Ion Implantation | 7 hours | | | |

| | | |
|--|-----------------------------|-----------------|
| Diffusion process, Mathematical model for diffusion, Diffusion coefficient, successive diffusions, Diffusion systems, implantation technology, Mathematical model for ion implantation, selective implantation, Channeling, Lattice damage and annealing, Shallow implantations, doping challenges for 3D device structures | | |
| Module:5 | Thin Film Deposition | 6 hours |
| Thermal evaporation, e-beam evaporation, DC & RF sputtering, Chemical vapour deposition (Thermal, Plasma enhanced, metal organic), Electrodeposition, Molecular beam epitaxy, Atomic layer deposition | | |
| Module:6 | Contemporary Issues | 2 hours |
| | | |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| S.M.Sze, M.K.Lee, " Semiconductor Physics And Devices, 3ed, An Indian Adaptation ", Wiley India, 3 rd Edition, 2021 Plummer James D, " Silicon VLSI technology: fundamentals, practice and modeling ", Pearson, 1 st Edition, 2009 | | |
| Reference Books | | |
| Yaguang Lian, " Semiconductor Microchips and Fabrication: A Practical Guide to Theory and Manufacturing ", Wiley IEEE, 1 st Edition, 2022 C.Hu, " Modern Semiconductor Devices for Integrated Circuits ", Pearson, 1 st Edition, 2009 S.M.Sze, M-K.Lee, " Semiconductor Devices, Physics and Technology ", Wiley, 8 th Edition, 2015 Richard C. Jaeger, " Introduction to Microelectronic Fabrication: Volume V: 5 (Modular Series on Solid State Devices, Vol 5) ", Pearson, 1 st Edition, 2015 J. P. Colinge, C. A. Colinge, " Physics of Semiconductor Devices ", Springer, 1 st Edition, 2002 | | |
| Indicative Experiments | | |
| 1. Introduction to TCAD tools | | 2 hours |
| 2. Energy Band Diagram and Carrier Concentration Analysis in P-N Junctions • Simulate energy band bending under equilibrium and bias. • Understand built-in potential, depletion width, and carrier distribution. • Analyze how carrier concentration varies with temperature. | | 2 hours |
| 3. I-V Characteristics of a Diode (Forward and Reverse Bias) • Analyze variation of I-V characteristics with temperature. • Study thermal generation and leakage in reverse bias | | 2 hours |
| 4. Creating NMOS structure and simulation of ID-VGS and ID-VDS | | 4 hours |

| | |
|---|-----------------|
| characteristics using TCAD tools, and extraction of the following parameters (i) Threshold voltage extraction (ii) Subthreshold slope extraction (iii) DIBL extraction (iv) Body coefficient extraction (v) Substrate and gate current extraction (vi) Breakdown voltage extraction (vii) Short channel device current | |
| 5. FinFET/Double-Gate MOSFET Design and Analysis • Simulate short-channel devices and compare to bulk MOSFET. • Study electrostatic control and channel leakage. | 2 hours |
| 6. Design of a CMOS Inverter and Delay Analysis • Combine NMOS and PMOS models. • Perform transient simulation for inverter delay and power estimation | 2 hours |
| 7. Simulation of Thermal Oxidation of Silicon • Model dry and wet oxidation processes. • Compare oxide thickness and growth rate using Deal-Grove model. | 4 hours |
| 8. Ion Implantation and Dopant Diffusion • Simulate implantation of Boron and Phosphorus. • Analyze depth profiles before and after annealing | 2 hours |
| 9. Silicon wafer dicing, cleaning, and Oxidation of silicon wafer | 2 hours |
| 10. Thermal Evaporation of metal onto a Silicon substrate | 2 hours |
| 11. Optical microscopy characterization of the deposited materials | 2 hours |
| 12. I-V and C-V characteristics of fabricated MOSFET/MOS Capacitor | 4 hours |
| Total Laboratory Hours: | 30 hours |
| Mode of Evaluation : Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Lab Final Assessment, Presentaion | |
| Recommended by Board of Studies : | 30-05-2025 |
| Approved by Academic Council : No. 78 | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAVLD502 | Digital IC Design | 3 | 1 | 0 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Apply the models for state-of-the-art VLSI components, fabrication steps and layout design techniques. | | | | | |
| 2. Focus on the systematic analysis and design of basic digital integrated circuits in CMOS technology. | | | | | |
| 3. Enhance problem solving and creative circuit design techniques. | | | | | |
| Course Outcomes | | | | | |
| 1. Design of the CMOS inverter with optimized power, area and timing. | | | | | |
| 2. Design layout for various digital integrated circuits. | | | | | |
| 3. Interpret the performance of static and dynamic digital CMOS circuits. | | | | | |
| 4. Design the CMOS memory and arrays structures. | | | | | |
| 5. Interpret the interconnect modeling and Datapath structures. | | | | | |
| Module:1 | The CMOS Inverter | 9 hours | | | |
| Introduction to Digital IC Design, Issues in Digital IC Design, Quality Metrics of a Digital Design, Review of MOS Transistor Theory. Static CMOS Inverter- Static and Dynamic Behavioural Practices of CMOS Inverter – Noise Margin. Components of Energy and Power – Switching -Short-Circuit and Leakage Components. Technology scaling and its impact on the inverter metrics - Passive and Active Devices, PPA optimization of CMOS Inverter using EDA Tools. | | | | | |
| Module:2 | CMOS Fabrication and Layout | 7 hours | | | |
| CMOS Process Technology N-well, P-well process, SOI process, Stick diagram for Boolean functions, Optimization using Euler Theorem, Layout Design Rules, Layout of complex logic circuits. | | | | | |
| Module:3 | CMOS Combinational and Sequential Circuit Design | 14 hours | | | |
| Designing Fast CMOS Circuits -Logical Effort, Complementary CMOS -Ratioed Logic (Pseudo NMOS, DCVSL) - Pass Transistor Logic - Transmission gate logic - Dynamic Logic Design Considerations - Speed and Power Dissipation of Dynamic logic -Signal integrity issues -Domino Logic. Introduction - Static Latches and Registers - Dynamic Latches and Registers - Pulse Based Registers - Sense Amplifier based registers. Setup and Hold time calculation. PPA optimization of CMOS Combinational and Sequential Circuit using EDA Tools. | | | | | |
| Module:4 | Designing Memory and Array structures | 7 hours | | | |

| | | |
|--|--|-----------------|
| SRAM and DRAM Memory Core - memory peripheral circuitry – Memory Cell Stability-Memory reliability and yield - Power dissipation in memories. Memory Design issues and Challenges, Various Memory bit cell and design metrics. Design analysis of Memory structures using EDA Tools. | | |
| Module:5 | Interconnects and Datapath Structures | 6 hours |
| Resistive, Capacitive and Inductive Parasitics - Computation of R, L and C for given interconnects - Capacitance and Reliability -Resistance and Reliability - The Full Adder: Circuit Design Considerations - Barrel Shifter - Power and Speed Trade-off's in Datapath Structures. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Tutorial Hours: | | 15 hours |
| Text Book(s) | | |
| Jan M. Rabaey, AnanthaChandrakasan and BorivojeNikolic, " Digital Integrated Circuits: A Design Perspective ", PHI, 2 nd Edition, 2016 Neil.H, E.Weste, David Harris and Ayan Banerjee, " CMOS VLSI Design: A Circuit and Systems Perspective ", Pearson Education, 4 th Edition, 2015 | | |
| Reference Books | | |
| Sung-Mo Kang, Yusuf Leblebici and Chulwoo Kim, " CMOS Digital Integrated Circuits - Analysis and Design ", McGraw Hill Education, 4 th Edition, 2014 Sorab K Gandhi, " VLSI Fabrication Principles: Si and GaAs ", John Wiley and Sons, 2 nd Edition, 2010 Ivan Sutherland, R. Sproull, and D. Harris, " Logical Effort: Designing Fast CMOS Circuits ", Morgan Kaufmann Publishers In, 1 st Edition, 1999 Jawar Singh, Saraju P. Mohanty, Dhiraj K. Pradhan, " Robust SRAM Designs and Analysis ", Springer New York, 1 st Edition, 2013 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|---|------------------|---|---|---|
| MAVLD503 | Digital System Design with FPGA | 3 | 0 | 2 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Introduce the fundamentals of Verilog HDL and different levels of modeling 2. Equip students with modeling of combinational and sequential circuit implementation 3. Prepare students to model subsystem and system implementation on FPGA | | | | | |
| Course Outcomes | | | | | |
| 1. Utilize the Verilog HDL constructs to model the combinational and sequential logic circuits 2. Implement the data path and controller design for customized specification 3. Design memory and simple processor using Verilog HDL 4. Interpret various FPGA architectures 5. Utilize simulation and synthesis tools to design, verify, and implement digital circuits on FPGA platforms | | | | | |
| Module:1 | Verilog HDL Modeling | 13 hours | | | |
| Gate Level Modeling - Data Flow Modeling - Behavioral level Modeling - Tasks & Functions – Test Bench – Delay - System Tasks & Compiler Directives - Synthesizable Coding Style. | | | | | |
| Module:2 | Modeling of Combinational and Sequential Logic Design | 10 hours | | | |
| Design and Modeling of Combinational Circuits using Verilog HDL - Ripple carry Adder, Carry look ahead adder , Unsigned binary Multipliers. FSM design modeling using Verilog HDL - Sequence detector , Serial adder, Vending machine. Synthesizable Coding Style for Sequential Circuits and FSM, Datapath and Controller, Binary Counter, Bus Protocols. | | | | | |
| Module:3 | Modeling of Memory and Processor | 8 hours | | | |
| Single port and Dual port ROM and RAM, Memory Banks ,Synchronous and Asynchronous FIFO , Pipeline, Modeling of Simple Processor. | | | | | |
| Module:4 | FPGA Architecture | 6 hours | | | |
| Types of Programmable Logic Devices - PLA, PAL, CPLD, FPGA Generic Architecture - Programming Technologies- I/O Banks - Programmable Logic Blocks, Realization of combinational and sequential functions using CLB , Xilinx/ Intel / Actel FPGA Architecture - Case Study. | | | | | |
| Module:5 | FPGA Design Implementation | 6 hours | | | |

| | | |
|--|----------------------------|-----------------|
| Interfacing ADC / DAC using SPI Protocol, Interfacing External device using UART, Partial Reconfiguration. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Lin, Ming-Bo, " Digital system designs and practices: using Verilog HDL and FPGAs ", Wiley Publishing, 2 nd Edition, 2008 Michael D Ciletti,, " Advanced Digital Design with the Verilog HDL ", Pearson Education, 2 nd Edition, 2017 | | |
| Reference Books | | |
| Shirshendu Roy , " Advanced Digital System Design: A Practical Guide to Verilog Based FPGA and ASIC Implementation ", Springer, 1 st Edition, 2024 Wayne Wolf, " FPGA Based System Design ", Prentices Hall, 3 rd Edition, 2011 | | |
| Indicative Experiments | | |
| 1. Schematic based combinational circuit design & implementation | | 2 hours |
| 2. Block Level / IP based combinational / sequential circuit design & Implementation | | 2 hours |
| 3. Design of Combinational Circuit using Verilog HDL and Verification using testbench -Modelsim | | 2 hours |
| 4. Complex Combinational Circuit Design & Implementation using seven segment display in FPGA board | | 2 hours |
| 5. Complex Sequential Circuit Design & Implementation using seven segment display in FPGA board | | 2 hours |
| 6. Sequential Circuit Design & Implementation / Timing Analysis /Power Analysis | | 2 hours |
| 7. FSM based Design & Implementation | | 4 hours |
| 8. Memory Modeling & Implementation | | 4 hours |
| 9. Datapath and Controller - Design and Implementation | | 4 hours |
| 10. Simple Processor - Design and Implementation | | 6 hours |
| Total Laboratory Hours: | | 30 hours |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Lab Continuous Assessment, Lab Final Assessment | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|--------------------------------------|------------------|---|---|---|
| MAVLD504 | Analog IC Design | 3 | 0 | 2 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Develop a strong foundation in analog circuit design using MOSFETs | | | | | |
| 2. Analyze the frequency response of amplifiers, feedback amplifiers, noise analysis and stability. | | | | | |
| 3. Explore AI/ML applications in analog IC design, focusing on automated performance optimization and industry-driven methodologies | | | | | |
| Course Outcomes | | | | | |
| 1. Analyze MOS transistor models and their impact on frequency response and noise characteristics to design efficient single stage and differential amplifiers | | | | | |
| 2. Design CMOS Operational Amplifiers by employing AI/ML-based optimization methods for Performance enhancement | | | | | |
| 3. Apply frequency compensation and feedback techniques to enhance stability and minimize distortion in amplifier design. | | | | | |
| 4. Analyze Bandgap References and Phase Locked Loop (PLL) Circuits | | | | | |
| 5. Design Single stage and Differential Amplifiers, applying industry standard EDA tools to optimize circuit performance and meet design specifications | | | | | |
| Module:1 | Fundamentals of Analog IC Design | 9 hours | | | |
| Overview of Analog blocks in SoC Design, MOS Device Models & Circuit Basics, Current Sources & Current Mirrors, Single-Stage Amplifiers - Common Source, Common Gate, Source Follower, Cascode, Differential Amplifiers-Single-Ended vs. Differential Operation, Basic Differential Pair. | | | | | |
| Module:2 | Frequency Response, Noise & Feedback | 9 hours | | | |
| Miller Effect & Frequency Response Analysis in Single Stage and Differential Amplifiers, Noise in Amplifiers: CS, CG, Source Follower, Cascode, Differential Pair, Noise Bandwidth Considerations, Feedback Amplifiers: Negative Feedback, Distortion Reduction, Feedback Configurations: Voltage-Voltage, Current-Voltage, Current-Current, Voltage-Current. | | | | | |
| Module:3 | CMOS Operational Amplifiers Design | 9 hours | | | |
| Need for Single & Multistage Amplifiers, Single Stage Amplifiers-Telescopic, Folded, Gain Boosting, Two- Stage Op-Amps, Frequency Response of Two Stage OpAmp, Performance Parameters of Two Stage OpAmps, Common Mode Feedback-CMRR, PSRR, AI/ML-based Op-Amp performance optimization- Automated Tuning using ML algorithms. | | | | | |
| Module:4 | Stability & Frequency | 6 hours | | | |

| | | |
|--|-----------------------------------|-----------------|
| | Compensation | |
| Concepts of Stability: Gain Margin, Phase Margin, Frequency Compensation Techniques- Dominant Pole, Miller Compensation, Compensation of Miller RHP Zero, Nested Miller Compensation, Stability Criterion-Nyquist and Bode Plot, Practical Circuit Design Consideration. | | |
| Module:5 | Bandgap References and PLL | 10 hours |
| Bandgap Reference Circuits-Supply-Independent Biasing, PTAT Current Generation, PLL Concepts-Phase Detector, Basic PLL & Charge Pump PLL, Non-Ideal Effects in PLL-PFD and Charge Pump Non-Idealities, Clock Jitter. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Behzad Razavi, " Design of Analog CMOS Integrated Circuits ", McGraw-Hill, 2 nd Edition, 2017 Phillip E. Allen and Douglas R. Holberg, " CMOS Analog Circuit Design ", Oxford University Press., 2 nd Edition, 2016 | | |
| Reference Books | | |
| Behzad Razavi, " Design of CMOS Phase-Locked Loops ", Cambridge University Press., 1 st Edition, 2020 R. Jacob Baker, " CMOS Circuit Design, Layout, and Simulation ", IEEE Press, Wiley Publications., 3 rd Edition, 2010 Ren, H., and Hu, J., " Machine Learning Applications in Electronic Design Automation. ", Springer., 1 st Edition, 2022 | | |
| Indicative Experiments | | |
| 1. Simulation of MOSFET IV Characteristics & Second-Order Effects, g_m/I_D plots. | | 4 hours |
| 2. Design of simple current mirror and cascode current mirror. | | 2 hours |
| 3. Design of Single Stage Amplifiers- Common Source, Common Gate and Common Drain. | | 4 hours |
| 4. Analysis and Design of Differential Amplifier with Active load and Current Source Load. | | 4 hours |
| 5. Layout of differential amplifier and post-layout simulation. | | 4 hours |
| 6. Design of Cascode Amplifiers. | | 4 hours |
| 7. Analysis and Design of Two-Stage op-amp with Frequency Compensation. | | 6 hours |
| 8. Noise analysis of single stage amplifier and Differential Amplifiers. | | 2 hours |

| | | |
|---|--|-----------------|
| Total Laboratory Hours: | | 30 hours |
| Mode of Evaluation : Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Lab Final Assessment | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|------------------------|------------------|---|---|---|
| MAVLD505 | ASIC Design | 3 | 0 | 2 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Understand the fundamental of ASIC design flow with respect to different cost functions | | | | | |
| 2. Recognize the importance of formal verification and static timing analysis in ASIC design | | | | | |
| 3. Comprehend the guidelines at each abstraction level in physical design and verification | | | | | |
| Course Outcomes | | | | | |
| 1. Demonstrate ASIC design flow and the issues related to synthesis including technology choice, design environment and constraints | | | | | |
| 2. Apply formal verification techniques such as equivalence checking and property checking in the context of ASIC development | | | | | |
| 3. Interpret the timing behavior of digital circuits using Static Timing Analysis techniques | | | | | |
| 4. Apply design rules, methods, and timing concepts to create efficient physical designs and resolve issues like congestion, IR drop, and electromigration | | | | | |
| 5. Utilize industry-standard EDA tools to implement, test and verify physical design stages | | | | | |
| Module:1 | RTL Synthesis | 9 hours | | | |
| ASIC Design methodology: Custom IC Design - Cell-based Design Methodology - Array based implementation approaches - Traditional and Physical Compiler based ASIC Flow. RTL synthesis: RTL Synthesis Flow - Synthesis Design Environment & Constraints – Architecture of Logic Synthesizer - Technology Library Basics– Components of Technology Library –Synthesis Optimization- Technology independent and Technology dependent synthesis- Data path Synthesis – Low Power Synthesis | | | | | |
| Module:2 | Formal Verification | 6 hours | | | |
| Scope of Formal Verification in System-on-Chip (SoC), Combinational Equivalence Checking- Constrained EC - Cut Point-Based EC - Sequential Equivalence Checking - Register Correspondence - Model Checking - Property Checking | | | | | |
| Module:3 | Static Timing Analysis | 12 hours | | | |
| Timing Parameter Definition – Setup Timing Check- Hold Timing Check - Setup and Hold Violation Fixing - Multicycle Paths- Half-Cycle Paths- False Paths - Clock skew optimization – On-Chip Variations- AOCV-POCV-Time Borrowing- Setup and Hold Violation Fixing. Origins of Clock Skew/Jitter and impact on Performance. Clock | | | | | |

| | | |
|--|-------------------------------------|-----------------|
| Domain Crossing – Synchronizers | | |
| Module:4 | Physical Design | 8 hours |
| Detailed steps in Physical Design Flow - Guidelines for Floor plan, Placement, CTS and routing – ECO flow – Signal Integrity Issues – Crosstalk. | | |
| Module:5 | Physical Design Verification | 8 hours |
| Timing Sign-off, Physical Verification – Signoff DRC and LVS, ERC, IR Drop Analysis, Antenna Check, Electro-Migration Analysis and ESD Analysis. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Vaibbhav Taraate, " ASIC Design and Synthesis ", Springer, 1 st Edition, 2021 Sneha Saurabh, " Introduction to VLSI Design Flow ", Cambridge University Press, 1 st Edition, 2023 | | |
| Reference Books | | |
| Khosrow Golshan, " PHYSICAL DESIGN ESSENTIALS: An ASIC Design Implementation Perspective ", Springer, 1 st Edition, 2010 Andrew B. Kahng, Jens Lienig, Igor L. Markov, JinHu, " VLSI Physical Design: From Graph Partitioning to Timing Closure ", Springer , 2 nd Edition, 2022 J. Bhasker and Rakesh Chadha, " Static Timing Analysis for Nanometer Designs ", Springer, 1 st Edition, 2010 | | |
| Indicative Experiments | | |
| 1. Design of Digital Architecture for the given specification - Design of SPI / Design of a simple CPU | | 6 hours |
| 2. Logical Synthesis of Digital Architecture | | 4 hours |
| 3. Netlist Optimization, GLS and Formal Verification | | 4 hours |
| 4. Physical design of Digital Architecture | | 10 hours |
| 5. Physical verification of Digital Architecture | | 2 hours |
| 6. Case study: Implementation of Digital Architecture using UPF. | | 4 hours |
| Total Laboratory Hours: | | 30 hours |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Lab Continuous Assessment, Lab Final Assessment | | |
| Recommended by Board of Studies : | 30-05-2025 | |
| Approved by Academic Council : No. 78 | 12-06-2025 | |

| Course Code | Course Title | L | T | P | C |
|--|--------------------------------------|------------------|---|---|---|
| MAVLD506 | VLSI Testing and Testability | 3 | 0 | 2 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Impart knowledge on the importance of VLSI testing and fault modeling across different levels of design abstraction. | | | | | |
| 2. Prepare the learners to design more robust testable VLSI circuits with various Design for Testability (DFT) strategies. | | | | | |
| 3. Develop proficiency in test generation, fault simulation, and memory test strategies, including diagnostic and self-repair mechanisms to ensure reliable VLSI system design | | | | | |
| Course Outcomes | | | | | |
| 1. Explore various fault models and testing strategies applicable at different abstraction levels in the VLSI design flow. | | | | | |
| 2. Apply Design for Testability (DFT) techniques to enhance the testability of digital circuits, I/Os and interconnects. | | | | | |
| 3. Apply the fault simulation and test generation algorithms to test both combinational and sequential circuits | | | | | |
| 4. Apply memory test algorithms and MBIST to test memory, and diagnose and repair the defects. | | | | | |
| 5. Implement modifications to a given digital circuit, system and memory, and make it testable using the various testability methods with EDA tools. | | | | | |
| Module:1 | Testing and Fault Modeling | 7 hours | | | |
| Importance of testing - Testing during the VLSI lifecycle - Fault models: Stuck-at faults, Transistor faults, open and short faults, Delay faults and crosstalk, Pattern sensitivity and coupling faults, Analog fault models – Fault equivalence and fault collapsing - Levels of Abstraction in VLSI testing - Review of VLSI Test Technology - SCOAP testability analysis | | | | | |
| Module:2 | Design for Testability | 10 hours | | | |
| Design for Testability: Ad-hoc approach, Structured approach - Scan cell designs, Scan architectures, Scan Design Rules, Scan Design Flow - Special-Purpose Scan Designs - RTL Design for Testability. | | | | | |
| Logic BIST: BIST Design Rules - Test Pattern Generation: LFSR – Output Response analysis: Signature Analysis- Logic BIST architectures for circuits with scan chain – BIST architectures using register reconfiguration. | | | | | |
| Module:3 | Fault Simulation and Test Generation | 7 hours | | | |

| | | |
|--|--|-----------------|
| Fault Simulation: Parallel, Concurrent and Deductive - Alternative to Fault Simulation. Test Generation: Combinational ATPG: D-Algorithm - Sequential ATPG: Time frame expansion - Untestable Fault Identification - ATPG for non-stuck-at faults. | | |
| Module:4 | Memory Testing and Repair | 12 hours |
| RAM Functional Fault Models and Test Algorithms - RAM Fault Simulation and Test Generation - Memory Built-In Self-Test. BIST with Diagnostic Support - RAM Defect Diagnosis and Failure Analysis - Built-In Self-Repair. | | |
| Module:5 | Test Data Compression and Board Level Testing | 7 hours |
| Test Compression: Linear decompression-based schemes, Broadcast scan-based schemes - Test response compaction: Space compaction, Time compaction, Mixed time and space compaction. Board level Testing: Digital boundary scan (IEEE Std.1149.1) – Embedded Core Test Standard (IEEEStd.1500) | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen, " VLSI Test Principles and Architectures ", The Morgan Kaufmann, 1 st Edition, 2015 M. Bushnell, Vishwani Agrawal, " Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits ", Springer, 2 nd Edition, 2015 | | |
| Reference Books | | |
| Laung-Terng Wang, Charles E. Stroud, Nur A. Touba, " System-on-chip Test Architectures: Nanometer Design for Testability ", Morgan Kaufmann Publishers, 1 st Edition, 2015 Sebastian Huhn, Rolf Drechsler, " Design for Testability, Debug and Reliability Next Generation Measures Using Formal Techniques ", Springer, 1 st Edition, 2021 | | |
| Indicative Experiments | | |
| 1. Stuck-at-fault and IDDQ Testing by Simulation | | 4 hours |
| 2. DFT Synthesis of complex Sequential circuits: fixing of DFT rule violation, Scan insertion | | 6 hours |
| 3. ATPG, Fault simulation and Analysis (Stuck-at-faults, Transition faults, at-speed test with OCC– LoC and LoS) | | 4 hours |
| 4. Testing of Digital circuits using Logic BIST | | 4 hours |
| 5. Testing of RAM using MBIST | | 4 hours |
| 6. Testing of SoC containing Logic Core, Custom IP, Boundary scan , | | 8 hours |

| | |
|--|-----------------|
| Memory, Test compression architecture) with IJTAG, MBIST, Test compression | |
| Total Laboratory Hours: | 30 hours |
| Mode of Evaluation : Continuous Assessment Test, Digital Assignment, Final Assessment Test, Lab Continuous Assessment, Lab Final Assessment, Oral Examination | |
| Recommended by Board of Studies : | 30-05-2025 |
| Approved by Academic Council : No. 78 | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|---|------------------|---|---|---|
| MAVLD601 | CAD for VLSI | 3 | 1 | 0 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Understand graph fundamentals, their relevance in VLSI design automation, and the basics of computational complexity and problem classes | | | | | |
| 2. Explain and demonstrate partitioning, floor planning, area routing, clock routing, and pin assignment in the physical design flow using relevant algorithms and examples | | | | | |
| 3. Introduce machine learning concepts and their applications in physical design. | | | | | |
| Course Outcomes | | | | | |
| 1. Analyze graphs for given problems and the computational complexity of physical design algorithms. | | | | | |
| 2. Illustrate effective partitions for any given design. | | | | | |
| 3. Investigate optimized floor plans and placements | | | | | |
| 4. Implement complex netlist and clock net routing meeting desired constraints. | | | | | |
| 5. Apply machine learning concepts in computer-aided design for VLSI. | | | | | |
| Module:1 | Graph theory and Computational complexity of algorithms | 2 hours | | | |
| Y Chart- Physical design top-down flow- Review of graph theory: complete graph, connected graph, sub graph, isomorphism, bi partite graph tree. Big-O notation- Class P, NP, NP-hard, NP-complete. | | | | | |
| Module:2 | Partitioning | 9 hours | | | |
| Problem formulation, Kernighan-Lin (KL) Algorithm, Extensions of the KL Algorithm, Fiduccia Mattheyses (FM) algorithm, Simulated annealing based Partitioning, A Framework for Multilevel Partitioning. | | | | | |
| Module:3 | Floor planning and Placement | 12 hours | | | |
| Problem formulation, Stock Meyer algorithm- Wong-Liu algorithm (Normalized polish expression), Sequence pair technique. Pin Assignment: Concentric circle mapping, Topological pin assignment Power and ground routing. Placement: Wire length estimation models for placement, Min-Cut Placement, Quadratic placement. Machine Learning for Datapath Placement | | | | | |
| Module:4 | Routing | 11 hours | | | |
| Routing: Grid routing- Maze routing- Line Probe algorithms, Weighted Steiner tree approach. Global routing: Rectilinear routing (spanning tree, Steiner tree)-Dijkstra's algorithm, Integer Linear Programming (ILP) based global routing. Detailed routing: Problem formulation- Two-layer channel routing: Left Edge algorithm, Dogleg router- | | | | | |

| | | |
|---|----------------------------|-----------------|
| Net Merge channel router - Switch box routing. Machine Learning for Routability-Driven Placement. | | |
| Module:5 | Specialized Routing | 9 hours |
| Clocking tree topologies: H-tree, Xtree - Method of Means and Medians (MMM) - Recursive Geometric Matching (RGM) - Elmore delay model to calculate skew-Buffer insertion in clock trees Exact Zero skew and bounded-skew clock routing algorithm. Clock mesh topologies: uniform and non-uniform mesh. Machine Learning for Clock Optimization | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Tutorial Hours: | | 15 hours |
| Text Book(s) | | |
| <p>Andrew B. Kahng, Jens Lienig, Igor L. Markov, JinHu, "VLSI Physical Design: From Graph Partitioning to Timing Closure", Springer International Publishing, 2nd Edition, 2022</p> <p>Sung Kyu Lim, "Practical Problems in VLSI Physical Design Automation", Springer, 1st Edition, 2011</p> | | |
| Reference Books | | |
| <p>Rajesh K. Maurya , Ganesh M. Magar, Swati R. Maurya, "Graph Theory & Applications", Technical Publications, 1st Edition, 2016</p> <p>Brian Christian and Tom Griffiths, "Algorithms to Live By: The Computer Science of Human Decisions", William Collins, 1st Edition, 2017</p> <p>Elfadel, Ibrahim M., Duane S. Boning, and Xin Li, "Machine learning in VLSI Computer Aided Design", Springer, 1st Edition, 2019</p> | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|------------------------------------|------------------|---|---|---|
| MAVLD602 | Low Power IC Design | 3 | 0 | 0 | 3 |
| Pre-requisite | MAVLD502 | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Understand the Need for Low Power Design and learn sources of power dissipation. | | | | | |
| 2. Design various circuits with optimal power consumption by addressing challenges at various design levels. | | | | | |
| 3. Design a system with multiple supply and threshold voltages applicable for various applications. | | | | | |
| Course Outcomes | | | | | |
| 1. Utilize probabilistic methods to estimate power consumption of VLSI circuits. | | | | | |
| 2. Employ power optimization techniques at system , RTL and circuit level | | | | | |
| 3. Apply various leakage power reduction techniques to minimize the power in nano scale VLSI circuits. | | | | | |
| 4. Implement the power intent in low power automation. | | | | | |
| Module:1 | Power Estimation | 10 hours | | | |
| Motivation- Context and Objectives-Sources of Power dissipation deep submicron circuits - Revision Effects of scaling on power consumption- Low power design flow-Normalized Figure of Merit – PDP& EDP- Overview of power optimization at various levels. Need for Power - Estimation – Calculation of Steady state probability, Transition probability, Conditional probability, Transition probability of correlated inputs, Transition density; Estimation of Switching activity, Estimation of glitching power. | | | | | |
| Module:2 | System Level Optimization | 9 hours | | | |
| Software level power optimization. Pipelining, Parallel Processing and retiming approaches for power minimization,Clock Gating, Dynamic Voltage Scaling (DVS), Dynamic Voltage and Frequency Scaling (DVFS), Multi VDD Designs - Choice and Placement of Level shifters , Low power clock design. | | | | | |
| Module:3 | RTL and Circuit Level Optimization | 11 hours | | | |
| Low power memory design - SRAM architectures. Pre-computation, Data gating, Bus Encoding techniques, Deglitching for low power, Synthesis of FSM for low power. Transistor variable re-ordering for power reduction, , Optimal drivers of high-speed low power ICs, Low power library cell design (GDI). Circuit techniques for reducing power consumption in Adders, Multipliers. | | | | | |
| Module:4 | Leakage Power Reduction | 8 hours | | | |
| Leakage power reduction techniques-stacking techniques, sleepy keeper technique, super cut off CMOS, VTCMOS, MTCMOS, DTCMOS- energy constrained and delay | | | | | |

constrained. Sleep Transistor Design- switch efficiency, area efficiency, IR drop, normal Vs reverse body bias. Inrush current and current latency. Power gating – coarse grain and fine grain. Isolation, retention, power down and wake up methods. Leakage power reduction in FinFET based circuits.

| | | |
|-----------------|---------------------------------|----------------|
| Module:5 | Automation for Low Power | 5 hours |
|-----------------|---------------------------------|----------------|

Low power design techniques automation levels, Power-Aware design flow, Unified power format (UPF): Necessity, UPF tutorial, Low power design example using UPF, Design flow modification with UPF.

| | | |
|-----------------|----------------------------|----------------|
| Module:6 | Contemporary Issues | 2 hours |
|-----------------|----------------------------|----------------|

| | |
|-----------------------------|-----------------|
| Total Lecture Hours: | 45 hours |
|-----------------------------|-----------------|

Text Book(s)

Kaushik Roy, Sharat Prasad, "**Low Power CMOS VLSI circuit design**", John Wiley and Sons Inc, 2nd Edition, **2010**

Ajit Pal, "**Low Power VLSI circuits and Systems**", Springer India, 1st Edition, **2014**

Reference Books

Gary K.Yeap, "**Practical Low Power Digital VLSI Design**", Springer US, 1st Edition, **2010**

Jan M.Rabaey, Massoud Pedram, "**Low power Design methodologies**", Springer US, 1st Edition, **2014**

Soudris, Dimitrios, Christian Pignet, Goutis, Costas, " **Designing CMOS circuits for low power**", Springer US, 1st Edition, **2011**

Mohamed Elmasry, Abdellatif Bellaouar, "**LOW-POWER DIGITAL VLSI DESIGN: CIRCUITS AND SYSTEMS**", Springer MBS, 1st Edition, **2019**

S. Ramamurthy, "**Low Power Digital VLSI Design Circuits and Systems**", Medtec, 1st Edition, **2014**

Michael Keating, David Flynn, Robert Aitken, Alan Gibbons, Kaijian Shi, "**Low power methodology manual**", Springer Science and Business Media, 1st Edition, **2007**

Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test

| | |
|--|------------|
| Recommended by Board of Studies : | 30-05-2025 |
|--|------------|

| | |
|--|------------|
| Approved by Academic Council : No. 78 | 12-06-2025 |
|--|------------|

| Course Code | Course Title | L | T | P | C |
|---|---|------------------|---|---|---|
| MAVLD603 | VLSI Verification Methodologies | 3 | 0 | 2 | 4 |
| Pre-requisite | MAVLD503 | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. To introduce various verification techniques 2. To write Test bench using System Verilog 3. To develop UVM test environment | | | | | |
| Course Outcomes | | | | | |
| 1. Illustrate verification methods and System Verilog language constructs 2. Implement verification environment using System Verilog 3. Examine coverage metrics and assertions 4. Employ industry-standard framework for verification 5. Apply various verification techniques to verify complex VLSI designs | | | | | |
| Module:1 | Introduction to Verification | 5 hours | | | |
| Introduction to Verification – DUT - Functional Verification – Testplan - Self-checking Test bench (Linear & Task-based) - Regression - RTL Formal Verification – Coverage | | | | | |
| Module:2 | System Verilog Language Basics | 10 hours | | | |
| Introduction to System Verilog — Literal values-data Types — Arrays — Array methods — Creating new types with type def — user defined structures — Enumerated types — attributes - operators —expressions - Procedural statements and control flow - Processes in System Verilog — Task and functions — Routine arguments — Returning from a routine - OOP Terminology - Creating Object - Object Deallocation - Copying Objects - Static variables - Global variables – Inheritance – Polymorphism | | | | | |
| Module:3 | System Verilog Verification Environment | 10 hours | | | |
| Program, Interface, Stimulus timing, Module interactions, Connecting together, Development of self-checking test environment —Transaction/Data, Generator, Driver, Monitor, Scoreboard, Randomization in System Verilog – Constraints – Controlling multiple constraint blocks – In-line constraints - Verification of RAM. | | | | | |
| Module:4 | Verification Techniques in System Verilog | 8 hours | | | |
| Coverage Types – Anatomy of covergroup – Triggering a covergroup, Data Sampling, – Cross Coverage – Coverage options, Evolution of System Verilog Assertions– SVA Assertion Methodology – Immediate Assertions – Concurrent Assertions - Operators – SVA Applications – Clock domain crossing Verification – Low Power Verification | | | | | |
| Module:5 | Universal Verification Methodology | 10 hours | | | |

| | | |
|---|----------------------------|-----------------|
| Introduction to UVM - Verification components - Transaction level modeling - Developing reusable verification components - Using Verification components — Developing reusable verification environment — Register classes — Bus Protocol Verification (AHB/APB). | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Ashok B. Mehta, " Introduction to System Verilog ", Springer, New York, 1 st Edition, 2021 Srivatsa Vasudevan, " Practical UVM Step by Step with IEEE 1800.2 ", R R Bowker, CA, USA, 2 nd Edition, 2020 | | |
| Reference Books | | |
| Ashok B. Mehta, " ASIC/SoC Functional Design Verification – A Comprehensive guide to Technologies and Methodologies ", Springer, New York, 1 st Edition, 2017 Christian B Spear, " System Verilog for Verification: A guide to learning the Testbench language features ", Springer, 3 rd Edition, 2012 Vanessa R. Copper, " Getting started with UVM: A Beginner's Guide ", Verilab, 1 st Edition, 2013 | | |
| Indicative Experiments | | |
| 1. Linear & Task – based self-checking test environment | | 6 hours |
| 2. System Verilog Arrays | | 2 hours |
| 3. Inter process communication (Mailbox) | | 4 hours |
| 4. Developing self-checking test environment | | 6 hours |
| 5. Functional Coverage | | 2 hours |
| 6. System Verilog Assertions | | 4 hours |
| 7. Developing UVM based self-checking test environment | | 6 hours |
| Total Laboratory Hours: | | 30 hours |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Lab Continuous Assessment, Lab Final Assessment | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|--|------------------|---|---|---|
| MAVLD604 | Mixed signal IC Design | 3 | 0 | 0 | 3 |
| Pre-requisite | MAVLD504 Analog IC Design | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Develop an ability to understand the Sampling and Switched Capacitor Circuits | | | | | |
| 2. Comprehend the fundamentals and architectures of ADCs and DACs | | | | | |
| 3. Familiarize with oversampling converter | | | | | |
| Course Outcomes | | | | | |
| 1. Interpret the theory of Sampling and Sampling Circuits | | | | | |
| 2. Design CMOS based Switched Capacitor Circuits | | | | | |
| 3. Design the architectures of ADCs and DACs | | | | | |
| 4. Analyze the oversampling converter architecture | | | | | |
| Module:1 | Sampling and Sampling Circuits | 9 hours | | | |
| Introduction – sampling - Spectral properties of sampled signals - Oversampling – Anti-alias filter design. Time Interleaved Sampling - Ping-Pong Sampling System - Analysis of offset and gain errors in Time Interleaved Sample and Hold. Sampling circuits- Distortion due to switch - Charge injection - Thermal noise in sample and holds - Bottom plate sampling - Gate bootstrapped switch - Nakagome charge pump. Characterizing Sample and hold - Choice of input frequency. | | | | | |
| Module:2 | Switched Capacitor Circuits | 6 hours | | | |
| Switched Capacitor (SC) circuits– Parasitic Insensitive Switched Capacitor amplifiers - Non idealities in SC Amplifiers – Finite gain - DC offset - Gain Bandwidth Product. Fully differential SC circuits - DC negative feedback in SC circuits. | | | | | |
| Module:3 | Fundamentals of A/D and D/A Converters | 6 hours | | | |
| Data converter fundamentals: Offset and gain Error - Linearity errors - Dynamic Characteristics – SQNR - Quantization noise spectrum. | | | | | |
| Module:4 | A/D and D/A Converters Architectures | 14 hours | | | |
| Flash ADC - Regenerative latch - Preamp offset correction - Preamp Design - necessity of up-front sample and hold for good dynamic performance. Folding ADC - Multiple-Bit Pipeline ADCs and SAR ADC. DAC spectra and pulse shapes - NRZ vs RZ DACs. DAC Architectures: Binary weighted - Thermometer DAC - Current steering DAC - Current cell design in current steering DAC - Charge Scaling DAC - Pipeline DAC. | | | | | |
| Module:5 | Oversampling Converter | 8 hours | | | |
| Benefits of Oversampling -Oversampling with Noise Shaping - Signal and Noise Transfer Functions - First and Second Order Delta-Sigma Converters. Introduction to | | | | | |

| | | |
|--|----------------------------|-----------------|
| Continuous-time Delta Sigma Modulators - time-scaling - inherent antialiasing property - Excess Loop Delay - Influence of Opamp non idealities - Effect of Op-amp non idealities - finite gain bandwidth - Effect of ADC and DAC non idealities - Effect of Clock jitter. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| David Johns and Ken Martin, " Analog Integrated Circuit Design ", John Wiley and Sons Inc, 2 nd Edition, 2015 Frank Ohnhauser, " Analog-Digital Converters for Industrial Applications Including an Introduction to Digital-Analog Converters ", Springer, 1 st Edition, 2015 | | |
| Reference Books | | |
| R Jacob Baker, " CMOS Mixed-Signal Circuit Design ", Wiley and IEEE, 2 nd Edition, 2015 Ahmed M. A. Ali , " High Speed Data Converters ", IET Materials Circuits and Devices, 1 st Edition, 2016 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|---------------------------------------|------------------|---|---|---|
| MAVLD605 | System-on-Chip Design | 3 | 1 | 0 | 4 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Provide comprehensive knowledge of System-on-Chip architectures, design methodologies, and industry-standard tools. 2. Develop skills in interconnect design, timing/power optimization, and signal integrity analysis compliant with IEEE 1801 (UPF) and ISO 21434 3. Implement FPGA-based SoC systems and development of customized IP blocks for applications. | | | | | |
| Course Outcomes | | | | | |
| 1. Demonstrate scalable SoC architectures. 2. Illustrate hardware-software co-design 3. Interpret NoC topologies for latency and power efficiency 4. Analyze FPGA-based SoC systems 5. Apply customized IP blocks for SoC applications on FPGAs | | | | | |
| Module:1 | System on Chip Fundamentals | 6 hours | | | |
| Evolution and trends in SoC design- Modern SoC architectures (e.g., RISC-V, ARM Cortex- A/M series) - Case studies: Apple M-series, NVIDIA SoCs. | | | | | |
| Module:2 | SystemC and HLS for SoC Design | 10 hours | | | |
| Introduction to SystemC and Transaction-Level Modelling- Co-design, co-verification, simulation- Integration with Verilog/VHDL. HLS optimization techniques – Loop unrolling, pipelining, resource sharing, and their trade-offs. | | | | | |
| Module:3 | Network on Chip Design | 8 hours | | | |
| AMBA protocols (AHB, AXI) - Network-on-Chip: Routing, topologies, arbitration - Low-latency and fault-tolerant NoC design-UCle, BOW, and optical NoCs. | | | | | |
| Module:4 | FPGA SoC Architecture and Design Flow | 10 hours | | | |
| FPGA SoC Architecture - ARM Cortex A9 architecture – Nios V Softcore Processor – Configurable Hardware/ Software Design Flow. | | | | | |
| Module:5 | IP Core Based SoC Design | 9 hours | | | |
| Clock Manager – Reset Controllers - Communication Protocol - Image edge detection algorithms Sobel, canny – Colour and Contrast Enhancement algorithm – Memory Controllers - Customized IP block Development Flow. | | | | | |
| Module:6 | Contemporary Issues | 2 hours | | | |
| Advanced Concepts in SoC | | | | | |

| | |
|--|-----------------|
| Total Lecture Hours: | 45 hours |
| Tutorial Hours: | 15 hours |
| Text Book(s) | |
| <p>Michael J. Flynn, Wayne Luk,, "Computer System Design: System on chip", Wiley Blackwell, 1st Edition, 2015</p> <p>Luca Benini, Giovanni De Micheli, "Networks on Chips: Technology and Tools", Elsevier, 1st Edition, 2021</p> | |
| Reference Books | |
| <p>Martin S.,, "System-on-Chip Design with Arm Cortex-M", Arm Education, 4th Edition, 2025</p> <p>Wayne Wolf, "Modern VLSI Design: IP-Based Design", Pearson, 1st Edition, 2020</p> <p>Axel Jantsch,, "Modeling Embedded Systems and SoC using SystemC and TLM 2.0", Morgan Kaufmann, 1st Edition, 2019</p> | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | |
| Recommended by Board of Studies : | 30-05-2025 |
| Approved by Academic Council : No. 78 | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|---|------------------|---|---|---|
| MAVLD606 | VLSI Digital Signal Processing | 3 | 0 | 0 | 3 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Familiarize with various representation methods of DSP algorithms, understand the significance of the iteration bound and calculate the same for a given single-rate and/or multi-rate DFG. | | | | | |
| 2. Understand and apply architectural transformation techniques, such as pipelining, parallel processing, retiming, unfolding and folding, to a given DFG. | | | | | |
| 3. Introduce algorithmic and numerical strength reduction methods for performance improvement. | | | | | |
| Course Outcomes | | | | | |
| 1. Compute the iteration bound of a given single and/or multi-rate DFG. | | | | | |
| 2. Utilize pipelining, parallel processing and retiming techniques to transform the given DFG. | | | | | |
| 3. Apply unfolding and folding transformations to optimize given DFG. | | | | | |
| 4. Apply algorithmic and numerical strength reduction methods. | | | | | |
| Module:1 | Introduction to Digital Signal Processing Systems and Iteration Bound | 9 hours | | | |
| Typical DSP Algorithms - Representations of DSP Algorithms - Data-Flow Graph Representations. Loop Bound and Iteration Bound - Algorithms for Computing Iteration Bound: Longest Path Matrix and Multiple Cycle Mean algorithms - Iteration Bound of Multi-rate Data Flow Graphs. | | | | | |
| Module:2 | Pipelining, Parallel processing and Retiming | 9 hours | | | |
| Pipelining and Parallel Processing - Introduction to Retiming - Definitions and Properties - Solving Systems of Inequalities - The Bellman-Ford Algorithm - The Floyd Warshall Algorithm- Retiming Techniques. | | | | | |
| Module:3 | Unfolding and Folding | 9 hours | | | |
| Introduction, An Algorithm for Unfolding, Properties of Unfolding, Critical Path, Unfolding, and Retiming, Applications of Unfolding; Folding Transformation, Register Minimization Techniques, Register Minimization in Folded Architectures. | | | | | |
| Module:4 | Algorithmic Strength Reduction | 8 hours | | | |
| Introduction to Algorithmic Strength Reduction, Cook-Toom Algorithm, Iterated Convolution, Cyclic Convolution, Discrete Cosine Transform. Parallel FIR Filters. Parallel architectures for Rank-order filters | | | | | |
| Module:5 | Numerical Strength Reduction | 8 hours | | | |

Introduction to Numerical Strength Reduction, Canonic Signed Digit Arithmetic, Distributed Arithmetic- Sub-expression Elimination, Multiple Constant Multiplication, Sub-expression Sharing in Digital Filters.

| | | |
|-----------------|----------------------------|----------------|
| Module:6 | Contemporary Issues | 2 hours |
|-----------------|----------------------------|----------------|

| | |
|-----------------------------|-----------------|
| Total Lecture Hours: | 45 hours |
|-----------------------------|-----------------|

Text Book(s)

Keshab. K.Parhi, "**VLSI Digital Signal Processing Systems: Design and Implementation**", Wiley, 3rd Edition, **2017**

S. K. Mitra, "**Digital Signal Processing – A Computer Based Approach**", McGraw Hill, 4th Edition, **2010**

Reference Books

John G. Proakis, Dimitris K Manolakis, "**Digital Signal Processing: Principles, Algorithms and Applications**", Prentice Hall, 5th Edition, **2021**

Mohammed Ismail and Terri Fiez, "**Analog VLSI Signal and Information Processing**", McGraw Hill, 4th Edition, **2014**

S.Y. Kung, H.J. White House, T. Kailath, "**VLSI and Modern Signal Processing**", PHI, 3rd Edition, **2010**

Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test

| | |
|--|------------|
| Recommended by Board of Studies : | 30-05-2025 |
|--|------------|

| | |
|--|------------|
| Approved by Academic Council : No. 78 | 12-06-2025 |
|--|------------|

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAVLD607 | Nano Scale Devices and Circuit Design | 3 | 0 | 0 | 3 |
| Pre-requisite | MAVLD501 | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Understand the scaling concepts and physics of multi-gate devices | | | | | |
| 2. Equip the students with the basic understanding of carbon nanowire FETs, TFETs and JLFETs | | | | | |
| 3. Acquire the knowledge of circuit design for multi-gate devices | | | | | |
| Course Outcomes | | | | | |
| 1. Analyze short channel effects and multi-gate device technology along with channel, source/drain engineering | | | | | |
| 2. Analyze the characteristics of nanowire transistors, CNT & graphene based devices and SET devices | | | | | |
| 3. Apply TFET and JLFET devices in digital circuits and memories | | | | | |
| 4. Design digital circuits like SRAMs, and analog circuits like op amps and comparators using multi-gate devices | | | | | |
| Module:1 | Introduction to Novel MOSFETs | 7 hours | | | |
| MOSFET scaling, short channel effects, channel engineering, source/drain engineering, high k dielectric, copper interconnects, strain engineering, SOI MOSFET, multi-gate transistors, single gate, double gate, triple gate, surround gate, quantum effects, volume inversion, mobility, threshold voltage, inter sub band scattering, multi-gate technology, mobility, gate stack. | | | | | |
| Module:2 | Physics of Multi-gate MOSFETs | 9 hours | | | |
| MOS Electrostatics, 1D, 2D MOS Electrostatics, MOSFET Current-Voltage Characteristics CMOS Technology, Ultimate limits, double gate MOS system, gate voltage effect, semiconductor thickness effect, asymmetry effect, oxide thickness effect, electron tunnel current, two-dimensional confinement, scattering, mobility | | | | | |
| Module:3 | Nanowire FETs and Transistors at the Molecular Scale | 12 hours | | | |
| Silicon nanowire MOSFETs, Evaluation of I-V characteristics, I-V characteristics for non-degenerate carrier statistics, I-V characteristics for degenerate carrier statistics, CNT, Band structure of CNT, CNT-FET, CNT-TUBFET, CNT-SET, CNT memories, CNT based switches, Logic Gates, CNT based | | | | | |

| | | |
|--|--|-----------------|
| RF devices, CNT based RTDs, Band structure of graphene, Electronic conduction in molecules, General model for ballistic nano transistors, MOSFETs with 0D, 1D, and 2D channels, Molecular transistors , Single electron charging, Single electron transistors | | |
| Module:4 | Tunnel FETs and Junctionless FETs | 9 hours |
| Basic TFET structure and working principle, Band diagram and device characteristics, ambipolar behavior of TFET, TFETs applications in digital circuits and memories, JLFET-Accumulation mode FET, Device structure and operation, Multi-gate JLFETs | | |
| Module:5 | Circuit Design using Multi-gate Devices | 6 hours |
| Digital circuits, impact of device performance on digital circuits, leakage performance trade off, multi-VT devices and circuits, SRAM design, analog circuit design, self-heating, band gap voltage reference, operational amplifier, comparator designs | | |
| Module:6 | Contemporary issues | 2 hours |
| . | | |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| J P Colinge, " FINFETs and other multi-gate transistors ", Springer – Series on integrated circuits and systems, 1 st Edition, 2008 Jagadesh Kumar Mamidala, Rajat Vishnoi, and Pratyush Pandey, , " Tunnel Field-Effect Transistors Modelling and Simulation ", Wiley, 1 st Edition, 2017 Shubham Sahay and Mamidala Jagadesh Kumar, " Junctionless Field-Effect Transistors Design, Modeling, and Simulation ", IEEE press, Wiley, 1 st Edition, 2019 | | |
| Reference Books | | |
| Mark Lundstrom and Jing Guo , " Nanoscale Transistors: Device Physics, Modeling and Simulation ", Springer, 1 st Edition, 2006 Balwinder Raj and Ashish Raman, " Nanoscale Semiconductors Materials, Devices and Circuits ", , CRC press, 1 st Edition, 2023 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test, Presentaion | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|---|------------------|---|---|---|
| MAVLD608 | Advanced Computer Architecture | 3 | 0 | 0 | 3 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Introduce advanced concepts of computer architecture 2. Acquire knowledge of various interconnect topologies for multiprocessor systems and different pipelining techniques 3. Understanding different memory hierarchies for multiprocessor and multicomputer systems | | | | | |
| Course Outcomes | | | | | |
| 1. Apply different pipelining techniques to reduce computation time.computation time 2. Illustrate interconnect architectures, hierarchical and shared memory architectures 3. Interpret the Data level parallelism in Vector architecture, SIMD, GPU 4. Design multicore and multiprocessor architectures | | | | | |
| Module:1 | Parallel computer models and Pipelining | 10 hours | | | |
| Classification of parallel computers - Data and resource Dependences - Hardware and software parallelism - Program partitioning and scheduling - Grain Size and latency - Program flow mechanisms - Control flow vs data flow - Data flow Architectures. Linear pipeline processor - nonlinear pipeline processor - Instruction pipeline Design - Mechanisms for instruction pipelining - Dynamic instruction scheduling - Branch Handling techniques - branch prediction. Introduce heterogeneous computing models (CPU-GPU-FPGA combinations) – Introduction to multi-core system. | | | | | |
| Module:2 | System Interconnect Architectures and Memory Hierarchy Design | 10 hours | | | |
| Network properties and routing - Static interconnection Networks - Dynamic interconnection Networks - Multiprocessor system Interconnects - Hierarchical bus systems - Crossbar switch and multiport memory - Multistage and combining network. Cache basics - main memory organizations - design of memory hierarchies – Network on-chip interconnects (NoC) | | | | | |
| Module:3 | Data level Parallelism in Vector and GPU Architectures | 10 hours | | | |
| Vector Architecture- RISC-V Vector extension- Vector computation instructions, Registers and dynamic typing, loads and store, parallelism during vector execution, SIMD Instruction extension for multimedia-Graphics Processing Units- Detecting and enhancing loop-level parallelism, CUDA programming basics and GPU memory hierarchy Tensor Cores, AI-specific instructions - Architectural Simulation using gem5 | | | | | |

| | | |
|--|-------------------------------------|-----------------|
| Module:4 | Shared Memory Architectures | 7 hours |
| Symmetric shared memory architectures — distributed shared memory architectures — cache coherence protocols — scalable cache coherence — directory protocols — memory-based directory protocols — cache-based directory protocols -Cache coherence issues in multicore systems - NUMA architectures and optimization techniques | | |
| Module:5 | Multiprocessor Architectures | 6 hours |
| Computational models — An Argument for parallel Architectures — Scalability of Parallel Architectures — Benchmark Performances. Tiled Chip Multicore Processors(TCMP) - Future Trends and Optimizations. | | |
| Module:6 | Contemporary Issues | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Kai Hwang, NareshJotwani, "Advanced Computer Architecture: Parallelism, Scalability, Programmability" , Tata McGraw Hill Education Pvt Ltd India, 2 nd Edition, 2011 David Patterson, Andrew Waterman, "The RISC-V Reader: An Open Architecture Atlas" , Strawberry Canyon, USA, 1 st Edition, 2017 | | |
| Reference Books | | |
| John L. Hennessy, David A. Patterso, "Computer Architecture: A Quantitative Approach" , Morgan Kaufmann, 5 th Edition, 2011 DezsoSima, Terence Fountain, PeterrKarsuk, "Advanced computer Architectures – A Design Space Approach" , Pearson, 1 st Edition, 2014 J.P. Shen and M.H. Lipasti, "Modern Processor Design" , MC Graw Hill, 1 st Edition, 2005 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|---|---|------------------|---|---|---|
| MAVLD609 | RF IC Design | 3 | 0 | 0 | 3 |
| Pre-requisite | MAVLD504 | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Understand the fundamentals of RF IC Design 2. Familiarize with the design of RF front-end circuits 3. Familiarize with the design of transceivers | | | | | |
| Course Outcomes | | | | | |
| 1. Interpret the concepts of RF IC Design and importance of Impedance Matching. 2. Design of low noise, power amplifiers and mixers 3. Analyze of VCOs and frequency synthesizers. 4. Design the transceiver architectures. | | | | | |
| Module:1 | Introduction to RF IC Design and Metrics | 5 hours | | | |
| Basic concepts in RF Design: Nonlinearly - Time Variance – Inter symbol Interference - random processes - Noise. Definitions of sensitivity - dynamic range - conversion Gain and Distortion. | | | | | |
| Module:2 | High Frequency Model of MOS Transistors and Matching Networks | 5 hours | | | |
| MOSFET behavior at RF frequencies - Noise performance and limitation of devices - Impedance matching networks - transformers and baluns. | | | | | |
| Module:3 | RF Amplifiers and Mixers | 13 hours | | | |
| Low Noise Amplifiers: Common Source LNA - Common Gate LNA -Cascode LNA. Mixers: Design of Active and Passive Mixers. RF Power amplifiers - Class D, E and F | | | | | |
| Module:4 | VCOs and Frequency Synthesizers | 10 hours | | | |
| Basic topologies, Types of Oscillators- Cross coupled Oscillator, Three-point Oscillator, LC VCOs architecture, Tuning range with continuous and discrete, VCO phase noise, Quadrature Oscillators- basic concepts and topologies. Frequency Synthesizers: Types of Frequency divider - Integer-N and Fractional-N. | | | | | |
| Module:5 | Design of Transceiver | 10 hours | | | |
| System level Considerations, Receiver design, Transmitter design, Synthesizer design | | | | | |
| Module:6 | Contemporary Issues | 2 hours | | | |
| | | | | | |

| | | |
|---|--|-----------------|
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| <p>B. Razavi, "RF Microelectronics", Pearson Education Limited, 2nd Edition, 2015</p> <p>Hooman Darabi , "Radio-Frequency Integrated Circuits and Systems", Cambridge University Press, 1st Edition, 2015</p> | | |
| Reference Books | | |
| <p>Gu Qizheng, "RF System Design of Transceivers for Wireless Communications", Springer, 1st Edition, 2015</p> <p>Bosco Leung, "VLSI for Wireless Communication", Springer, 2nd Edition, 2015</p> | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAVLD610 | Neuromorphic Computing | 3 | 0 | 0 | 3 |
| Pre-requisite | NIL | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| 1. Introduce the basics of neuromorphic computing, learning mechanisms and emerging memory technologies suitable for neuromorphic computing 2. Learn the design techniques of spiking neural networks with adaptive learning for different applications 3. Familiarize with the design of fault-tolerant and reconfigurable neuromorphic systems | | | | | |
| Course Outcomes | | | | | |
| 1. Interpret how the neuromorphic systems differ from traditional computer architectures and computing paradigms 2. Illustrate the basic building blocks of spiking neural networks and synaptic weight update algorithms and design of spiking neural networks 3. Examine the emerging memory technologies suitable for neuromorphic computing 4. Design of hardware accelerators for machine learning | | | | | |
| Module:1 | Introduction to Neuromorphic Computing Systems | 7 hours | | | |
| Concepts of artificial neural networks, basic principles of neuromorphic computing, difference from traditional computer architectures and computing paradigms, hardware models of spiking neurons, synaptic dynamics, synaptic plasticity mechanisms and learning, synthesizing real-time neuromorphic systems. | | | | | |
| Module:2 | Neuromorphic System Design | 4 hours | | | |
| Spiking neural networks, neural coding schemes, spiking neuron models, learning algorithms, synapses and inter-neuron communication, hardware accelerators for neuromorphic computing system. | | | | | |
| Module:3 | Learning Methods in Neuromorphic Systems | 12 hours | | | |
| Learning methods; conversion from ANN to SNN: converted SNNs, challenges of ANN conversion; supervised learning: tempotron, resumeme, spikprop algorithm, approximate derivation method; unsupervised learning: pair-based STDP learning rule, triplet STDP learning rule, reward-modulated STDP learning, other variants of | | | | | |

STDP learning rule.

Module:4

Emerging Memory Devices for Neuromorphic Computing

10 hours

Introduction to memory; memory technology: SRAM, DRAM, STT-RAM, RRAM, resistive crossbar, phase change memory, other memory technologies; memory organization; in-memory computation for neuromorphic systems; dynamics of NVM synapse.

Module:5

Hardware Accelerators for Machine Learning

10 hours

Introduction to hardware accelerator systems for artificial intelligence and machine learning, vector architectures, FPGA, GPU and ASIC accelerators, in-memory computing accelerator design, neuromorphic accelerators, quantum neural network accelerators, energy-efficient deep learning inference on edge devices, hardware accelerator systems for embedded systems.

Module:6

Contemporary Issues

2 hours

Total Lecture Hours:

45 hours

Text Book(s)

Abderazek Ben Abdallah and Khanh N. Dang, "**Neuromorphic Computing Principles and Organization**", Springer, 1st Edition, **2022**

Khaled Salah Mohamed, "**Neuromorphic Computing and Beyond-Parallel, Approximation, Near Memory, and Quantum**", Springer, 1st Edition, **2020**

Reference Books

Paul Miller, "**An Introductory Course in Computational Neuroscience**", MIT Press, 1st Edition, **2018**

Wulfram Gerstner, Werner M. Kistler, Richard Naud and Liam Paninski, "**Neuronal Dynamics : From Single Neurons to Networks and Models of Cognition**", Cambridge University Press USA, 1st Edition, **2014**

Shiho Kim, Ganesh Chandra Deka, "**Hardware Accelerator Systems for Artificial Intelligence and Machine Learning**", Elsevier Science, 1st Edition, **2021**

Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test

Recommended by Board of Studies :

30-05-2025

Approved by Academic Council : No. 78

12-06-2025

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAEDS501 | Embedded System Design | 3 | 1 | 0 | 4 |
| Pre-requisite | Nil | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| Develop skillset to apply the underlying technologies and techniques for embedded real-time solutions using appropriate hardware and software. Introduce advanced Modelling schemes for different embedded use cases. Bring out the step-by-step building process of embedded systems. | | | | | |
| Course Outcomes | | | | | |
| Develop a typical embedded system using different modeling approaches. Select the appropriate processors and memory architecture. Compare various wired and wireless protocols. Apply the concepts of RTOS for developing real-time embedded systems. Identify the need for hardware/software co-design approach for embedded system design. | | | | | |
| Module:1 | Embedded System Modelling | 9 hours | | | |
| Introduction to Embedded System, Embedded system processor, hardware unit, software embedded into a system, Example of an embedded system, Embedded Design life cycle, Layers of Embedded Systems. Embedded System modelling: FSM, UML as Design tool, UML notation, Requirement Analysis and Use case Modelling, Petri-net, Design Examples: UI UX. | | | | | |
| Module:2 | Embedded system Processor selection and building process | 9 hours | | | |
| Microcontroller architectures: RISC, CISC. Embedded Memory, Strategic selection of processor and memory, Memory Devices and their Characteristics, Cache Memory and Various memory mapping techniques, DMA. Preprocessing, Compiling, Cross Compiling, Linking, Locating, Compiler Driver, Linker Map Files, Linker Scripts and scatter loading, loading on the target, Embedded File System, Debugging methods. | | | | | |
| Module:3 | Component Interfacing and Networks | 9 hours | | | |
| Memory Interfacing, IO Device Interfacing, Interrupt Controllers, Networks for Embedded systems-USB, UART, SPI, I2C, CAN, Wireless Applications - Bluetooth, Zig-bee, Wi-Fi, 6LoWPAN, Lo-Ra, Wireless Networking for IoT devices. | | | | | |
| Module:4 | RTOS based embedded solutions | 9 hours | | | |
| Multitasking: Process and Thread, Introduction to RTOS, Kernel & its Features: | | | | | |

| | | |
|--|------------------------------------|-----------------|
| polled loop system, interrupt driven system, multi-rate system. Scheduler, Dispatcher. Context Switching, Inter-process Communication: Shared Memory, Mailbox, Message Queue, Inter Task Synchronization: Semaphore, Mutex, Dead Lock. Security and testing in Embedded Systems: Secure boot, Encryption, Authentication, Various testing methods for embedded system. | | |
| Module:5 | Hardware Software Co Design | 7 hours |
| Hardware/Software Partitioning, Co-Design Approaches for System Specification and modeling- CoSynthesis- features comparing Single-processor Architectures & Multi-Processor Architectures. | | |
| Module:6 | contemporary issue | 2 hours |
| Industry expert guest lectures | | |
| Total Lecture Hours: | | 45 hours |
| Tutorial Hours: | | 15 hours |
| Text Book(s) | | |
| Marilyn Wolf, " Computers as components: Principles of Embedded Computing System Design ", The Morgan Kaufmann , 2 nd Edition, 2022 Raj Kamal, " Embedded systems ", Tata mc graw hill, 4 th Edition, 2020 | | |
| Reference Books | | |
| LylaB.Das, ", Embedded Systems an Integrated Approach ", Pearson Education, 1 st Edition, 2013 Shibu KV , " Introduction to Embedded Systems ", McGraw Hill Education , 2 nd Edition, 2013 Steve Heath , " Embedded Systems Design ", edn series, 2 nd Edition, 2014 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAEDS601 | Electromagnetic Interference and Compatibility | 3 | 0 | 0 | 3 |
| Pre-requisite | Nil | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| Imparting knowledge about EMI environment. Acquaint students with control techniques and design of PCBs for EMC. Providing exposure to EMI standards, Regulations and Measurements. | | | | | |
| Course Outcomes | | | | | |
| Classify different sources of EMI and their coupling mechanisms. Identify various techniques needed to suppress EMI. Ability to design Electromagnetic compatible systems. Illustrate various EMI test and measurement methods. | | | | | |
| Module:1 | Introduction to Electromagnetic compatibility | 7 hours | | | |
| EMI-EMC, Sources of EMI, Conducted and radiated EMI, EMC Engineering application, Coupling mechanisms, EMC requirements for electronic systems, Non-ideal behavior of components: Wires, resistors, capacitors, inductors, Elemental radiators, Signal spectral analysis. | | | | | |
| Module:2 | Cabling & Grounding | 9 hours | | | |
| Capacitive coupling, inductive coupling, mutual inductance, effect of shield on capacitive and inductive coupling, Braided shields, Spiral shields, shield terminations, ribbon cables, cross talk. AC power distribution and safety grounds, Signal grounds, System grounding, ground loops and single ground reference for a circuit. | | | | | |
| Module:3 | Filtering & Shielding | 9 hours | | | |
| Common Mode Rejection Ratio (CMRR), Cable balance, system balance, balanced loads, Common-mode filters, parasitic effects in filters, power supply decoupling. Near and far fields, shielding effectiveness, apertures, waveguides, conductive gaskets, windows, coatings, grounding of shields. | | | | | |

| | | |
|---|---|-----------------|
| Module:4 | System design for EMC | 9 hours |
| PCB Design: Component selection, placement, Input and Output cable placement, filtering, power distribution, decoupling, loop area reduction, partitioning. System design: Enclosures, power line filter placement, interconnection, internal cable routing and connector placement, PCB and subsystem placement, decoupling | | |
| Module:5 | EMC standards, Pre-compliance EMC measurements | 9 hours |
| Standards: FCC, CISPR, ANSI, IEC, SAE, MIL. Antennas, Probes, conducted emission testing, radiated emission testing, conducted immunity and radiated immunity testing, ESD testing. | | |
| Module:6 | Industry expert lecture | 2 hours |
| Total Lecture Hours: | | 45 hours |
| Text Book(s) | | |
| Paul, Clayton R., Robert C. Scully, and Mark A. Steffka, "Introduction to Electromagnetic Compatibility" , John Wiley & Sons, 3 rd Edition, 2022 Kodali, V. Prasad, "Engineering Electromagnetic Compatibility: principles, measurements, and technologies" , Wiley-IEEE Press, 2 nd Edition, 2010 | | |
| Reference Books | | |
| Ott, Henry W, "Electromagnetic Compatibility Engineering" , John Wiley & Sons, 3 rd Edition, 2011 Williams, Tim, "EMC for product designers" , Newnes, 5 th Edition, 2016 | | |
| Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test | | |
| Recommended by Board of Studies : | | 30-05-2025 |
| Approved by Academic Council : No. 78 | | 12-06-2025 |

| Course Code | Course Title | L | T | P | C |
|--|--|------------------|---|---|---|
| MAEDS612 | Machine Learning and Deep Learning | 3 | 1 | 0 | 4 |
| Pre-requisite | Nil | Syllabus Version | | | |
| | | 1 | | | |
| Course Objectives | | | | | |
| Familiarizing students with the fundamental concepts of machine learning and neural networks. Enabling the students to acquire knowledge about pattern recognition. Motivating the students to apply deep learning algorithms for solving real life problems. | | | | | |
| Course Outcomes | | | | | |
| Evaluate different paradigms of machine learning to determine their suitability for embedded systems Interpret the architecture and training mechanisms of neural network models suitable for embedded deployment. Apply feature selection, dimensionality reduction, and classification techniques for efficient pattern recognition. Analyze the design and performance of deep learning models including CNNs, RNNs, and autoencoders in embedded systems. Demonstrate the use of generative models and deployment frameworks in real-world embedded machine learning applications. | | | | | |
| Module:1 | Foundations of Machine Learning in Embedded System | 9 hours | | | |
| Various paradigms of learning problems, Forms of Learning- Supervised, Semi-supervised, and Unsupervised algorithms, Reinforcement Learning, Machine Learning Terminologies and Model Evaluation- Confusion Matrix, Accuracy, Precision, Recall, F1-Score, the curse of dimensionality, training, testing, validation, cross-validation, overfitting, underfitting, early stopping, regularization, bias and variance, Introduction to TinyML and Edge AI, Challenges in real-time ML deployment -latency, memory, and power. | | | | | |
| Module:2 | Neural Networks and Model Training | 9 hours | | | |
| Differences between Biological and Artificial Neural Networks - General Architecture, Multi-layer neural network, Linear Separability, Hebb Net, Perceptron, Adaline, Standard Back propagation, Training Algorithms for Pattern Association - Hebb rule and Delta rule, Hetero associative, Auto associative, Kohonen Self Organising Maps, Learning Vector Quantization, Gradient descent, Boltzmann Machine Learning, Model training vs inference on embedded systems, Lightweight Neural Network deployment strategies -quantization, and pruning. | | | | | |

| | | |
|---|--|-----------------|
| Module:3 | Advanced Machine Learning Techniques | 9 hours |
| Feature Engineering, Dimensionality Reduction, Classifiers: K-Nearest Neighbour (KNN), Support Vector Machine (SVM), Decision Trees, Naïve Bayes, Binary Classification, Multi-class Classification, Clustering, Ensemble learning, Meta Learning, Foundation to Quantum Machine Learning, Low-power classification methods for Embedded controllers. | | |
| Module:4 | Deep Learning Architectures | 9 hours |
| Convolutional Neural Networks: Convolution layers, Pooling layers, Fully connected layers, Advanced CNN models: Alexnet, VGGnet, ResNet, Google net, Handling overfitting in CNN: drop out, transfer learning, data augmentation, Recurrent Neural Networks and Autoencoders, State, Structure of RNN Cell, LSTM and GRU, Time Distributed Layers, Autoencoders: Convolutional Autoencoders, Denoising Autoencoders, Variational Autoencoders, Lightweight DL architectures for embedded systems: SqueezeNet, MobileNetV3, and Tiny-YOLO. | | |
| Module:5 | Generative Models, Deployment and Real-World Applications | 7 hours |
| Generative Adversarial Networks (GANs)- The Discriminator, Generator, Deep Convolutional GANs (DCGANs), Introduction to BERT Transformer, Real-world applications in NLP, Computer Vision, Healthcare, and Finance, Fundamentals of Federated Learning, Federated Learning in IoT-based embedded networks, Deployment frameworks: TensorFlow Lite, PyTorch Mobile. | | |
| Module:6 | Industry Expert Guest Lectures | 2 hours |
| Industry Expert Guest Lectures | | |
| Total Lecture Hours: | | 45 hours |
| Tutorial Hours: | | 15 hours |
| Text Book(s) | | |
| ShaiShalev-Shwartz and Shai Ben-David, " Understanding Machine Learning ", Cambridge University Press, 1 st Edition, 2017 Ian Good fellow, Yoshua Bengio and Aaron Courville, " Deep Learning ", MIT Press, 1 st Edition, 2016 | | |
| Reference Books | | |
| J. S. R. Jang, C. T. Sun, E. Mizutani, " Neuro Fuzzy and Soft Computing - A Computational Approach to Learning and Machine Intelligence ", PHI learning., 1 st Edition, 2012 Trevor Hastie, Robert Tibshirani and Jerome Friedman, " The Elements of Statistical Learning ", Springer Series, 2 nd Edition, 2009 P. Warden and D. Situnayake, " TinyML: Machine Learning with TensorFlow Lite on Arduino and Ultra-Low-Power Microcontrollers ", CA: O'Reilly Media Publishers, 1 st Edition, 2020 Christopher M. Bishop, " Pattern Recognition and Machine Learning ", Springer (reprinted on 2016), 1 st Edition, 2016 | | |

Christopher M. Bishop and Hugh Bishop, "**Deep Learning: Foundations and Concepts**", Springer Nature, 1st Edition, **2023**

Mode of Evaluation :Continuous Assessment Test, Digital Assignment, Quiz, Final Assessment Test

| | |
|--|------------|
| Recommended by Board of Studies : | 30-05-2025 |
|--|------------|

| | |
|--|------------|
| Approved by Academic Council : No. 78 | 12-06-2025 |
|--|------------|