



**VIT<sup>®</sup>**

**Vellore Institute of Technology**

(Deemed to be University under section 3 of UGC Act, 1956)

# **SCHOOL OF ELECTRONICS ENGINEERING**

## **B.Tech - Electronics Engineering (VLSI Design and Technology) (B.Tech - BVD)**

**Curriculum**

***(2024-2025 admitted students)***

## **VISION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY**

Transforming life through excellence in education and research.

## **MISSION STATEMENT OF VELLORE INSTITUTE OF TECHNOLOGY**

**World class Education:** Excellence in education, grounded in ethics and critical thinking, for improvement of life.

**Cutting edge Research:** An innovation ecosystem to extend knowledge and solve critical problems.

**Impactful People:** Happy, accountable, caring and effective workforce and students.

**Rewarding Co-creations:** Active collaboration with national & international industries & universities for productivity and economic development.

**Service to Society:** Service to the region and world through knowledge and compassion.

## **VISION STATEMENT OF THE SCHOOL OF ELECTRONICS ENGINEERING**

To be a leader by imparting in-depth knowledge in Electronics Engineering, nurturing engineers, technologists and researchers of highest competence, who would engage in sustainable development to cater the global needs of industry and society.

## **MISSION STATEMENT OF THE SCHOOL OF ELECTRONICS ENGINEERING**

- Create and maintain an environment to excel in teaching, learning and applied research in the fields of electronics, communication engineering and allied disciplines which pioneer for sustainable growth.
- Equip our students with necessary knowledge and skills which enable them to be lifelong learners to solve practical problems and to improve the quality of human life.

## **B.Tech - Electronics Engineering (VLSI Design and Technology)**

### **PROGRAMME EDUCATIONAL OBJECTIVES (PEOs)**

The **Program Educational Objectives (PEOs)** of B.Tech in Electronics Engineering (VLSI Design and Technology) program are as follows:

PEO1. **(Technical knowledge):** Graduates will have a sound knowledge on the fundamentals of mathematics, science, and electronics enabling them to analyse, design and test integrated circuits and systems.

PEO2. **(Professional growth / career):** Graduates will embrace their capability to expand horizons beyond engineering for academia, research, innovation and entrepreneurship.

PEO3. **(Soft skills):** Graduates will demonstrate their professional and ethical responsibilities with team spirit and engage in life-long learning.

## **B.Tech - Electronics Engineering (VLSI Design and Technology)**

### **PROGRAMME SPECIFIC OUTCOMES (PSOs)**

Upon on completion of the B.Tech in Electronics Engineering (VLSI Design and Technology), the graduates will be able to:

PSO1: Develop electronic circuits and systems with electronic materials to contribute for the global semiconductor ecosystem.

PSO2: Design, implement and test analog and digital integrated circuits and systems.

PSO3: Apply and develop the state of the art industry standard Electronic Design Automation for societal needs.

|  |   |                  |   |   |   |
|--|---|------------------|---|---|---|
| BECE203L   | Circuit Theory  | L                | T | P | C |
|  |   | 3                | 1 | 0 | 4 |
| Pre-requisite  | BEEE101L, BEEE101P  | Syllabus version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. To prepare the students to analyse the given electrical network using phasors and graph theory.</li> <li>2. To introduce the students with the basic knowledge of Laplace transform, Fourier Transform and Fourier series and to analyse the network using suitable technique.</li> <li>3. To prepare the students to analyse the two-port networks, passive filters, and attenuators.</li> </ol>  |   |                  |   |   |   |
| <b>Course Outcome</b>  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Apply the knowledge of various circuit analysis techniques such as mesh analysis, nodal analysis, and network theorems to investigate the given network.</li> <li>2. Analyse the resonance and transient response of the first order, second order circuits</li> <li>3. Able to solve the networks using graphical approach.</li> <li>4. Design and analyse two-port networks, passive filters and attenuators.</li> <li>5. Able to analyse the given network by transforming from time domain to S domain.</li> <li>6. Analyse the given network using Fourier series and transforming from time domain to frequency domain.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Sinusoidal Steady-State Analysis</b>   | <b>10 hours</b>  |   |   |   |
| Review of steady state sinusoidal analysis using phasors. Node voltage and Mesh current analysis, special cases. Network theorems: Superposition, Thevenin, Norton and maximum power transfer theorems.  |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Transient Response of first order, second order circuits and Resonance</b>   | <b>10 hours</b>  |   |   |   |
| Time response in inductance (L) and capacitance (C), steady state response of circuits with RLC components. Response (forced & natural) of first order circuits (RL & RC): series, parallel, source free, complex circuits with more than one resistance, power sources and switches. Response of second order circuit (RLC): series, parallel and complex circuits. Series and parallel resonance condition.  |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Network Graphs</b>   | <b>6 hours</b>   |   |   |   |
| Definition of terms. Matrices associated with graphs: incidence, reduced incidence, fundamental cut-set and fundamental tie-set.   |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Two-Port Networks</b>  | <b>8 hours</b>   |   |   |   |
| Significance and applications of one port and two port networks. Two port network analysis using Admittance (Y) parameters, Impedance (Z) parameters and Hybrid (h) parameters. Interconnection of Two port networks   |   |                  |   |   |   |
| <b>Module:5</b>  | <b>Filters, Attenuators and equalizers</b>                                      | <b>8 hours</b>   |   |   |   |
| Concept of filtering. Filter types: Low-pass, High-pass, Band-pass and Band-stop and their characteristics. Design of attenuators: T, $\pi$ , Lattice and Bridged-T types, Equalizers.   |   |                  |   |   |   |
| <b>Module:6</b>  | <b>Circuit Analysis in the S domain</b>   | <b>8 hours</b>   |   |   |   |
| Introduction to Laplace transform (LT), poles, zeros and transfer functions. Analysis of first and second order circuits subjected to periodic and aperiodic excitations using Laplace transforms.   |   |                  |   |   |   |
| <b>Module:7</b>  | <b>Application of Fourier series and Fourier transforms in Circuit Analysis</b> | <b>8 hours</b>   |   |   |   |
| Trigonometric Fourier series, Symmetry conditions, Applications in circuit solving, Fourier transforms. Properties, Applications in circuit solving, Comparisons of Fourier and Laplace transforms.  |   |                  |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>              |                 |
|  |   | <b>Total Lecture hours:</b> | <b>60 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | Charles K. Alexander, Matthew N. O. Sadiku, "Fundamentals of Electric Circuits," 2020, Seventh Edition, McGraw Hill Higher Education. |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | W.H.Hayt, J.E.Kemmerly & S.M.Durbin, "Engineering Circuit Analysis", 2019, Ninth Edition, McGraw Hill Higher Education.               |                             |                 |
| 2.   | Allan R. Hambley, "Electrical Engineering – Principles & applications", 2016, Sixth Edition, Pearson Education, Noida, India.         |                             |                 |
| <b>Mode of Evaluation:</b> Internal Assessment (CAT, Quizzes, Digital Assignments) & Final Assessment Test (FAT) |   |                             |                 |
| Recommended by Board of Studies  |   | 09-11-2021                  |                 |
| Approved by Academic Council   |   | No. 64                      | Date 16-12-2021 |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD101L   | Electronic Materials                                 | 3                | 0 | 0 | 3 |
| Pre-requisite  | NIL  | Syllabus version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Give the students a solid background, in relevant concepts, principles, and properties of electronic materials which are constituents of modern semiconductor devices.</li> <li>2. Understand and comprehend basic materials physics and materials properties and use them for device application.</li> <li>3. Correlate electronic materials properties with the semiconductor device characteristics.</li> </ol>   |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completion of the course, the student will be able to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Learn and understand the concept of crystal structures and their defects.</li> <li>2. Know the classical and quantum theory of materials.</li> <li>3. Learn and understand the optical and thermal properties of materials.</li> <li>4. Know the dielectric, ferroelectric, and magnetic properties of materials.</li> <li>5. Understand the concept of superconductivity in materials.</li> <li>6. Gain knowledge about various kinds of nanomaterials.</li> </ol>  |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Crystal structures, Defects</b>                   | <b>6 hours</b>   |   |   |   |
| Crystal system and Bravais lattices -Crystal structures Crystallographic planes and directions - Defects and imperfection in crystals - Analysis of crystal structures - X-ray diffraction - Bragg's law, Reciprocal lattice, Amorphous solids.  |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Classical theory of materials</b>                 | <b>6 hours</b>   |   |   |   |
| Drude-Lorentz Classical free electron theory of metals, electrical conductivity, relaxation time, drift velocity, Matthiessen's rule, Temperature dependence of resistivity, Thermal conductivity, Wiedemann-Franz law, drawbacks of classical theory, Hall effect - theory - experimental proof; Hall Sensors.  |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Quantum Theory of Materials</b>                   | <b>8 hours</b>   |   |   |   |
| Need for quantum mechanics, Schrodinger equation - Tunnel barrier, Electronic structure of H atom, Harmonic oscillator - H <sub>2</sub> molecule, Electronic Band structure - free electron band, electron in a one-dimensional potential well, Bloch theorem, Kronig-Penny Model, k-space, Brillouin Zone, Fundamentals of Metals, semiconductors and insulators (properties of materials useful for device application), Fermi-Dirac statistics, Fermi energy, Fermi Surface, effective mass. Electronic band models (E-k diagram) of representative metals, semiconductors and insulators, Density of states. Electrons, holes, excitons. |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Thermal &amp; Optical properties of Materials</b> | <b>6 hours</b>   |   |   |   |
| Lattice vibrations - Harmonic oscillator and lattice waves, Phonons and Thermal properties: Monatomic, diatomic harmonic crystals, phonons, sound velocity, Heat Capacity - Debye model - Phonon density of states, Einstein model. Optical Properties - Photoconductivity, Optical absorption and transmission, Photoluminescence, Electroluminescence.   |  |                  |   |   |   |

|   |   |                 |
|---|---|-----------------|
| <b>Module:5</b>   | <b>Dielectric, Ferroelectric, Piezoelectric, &amp; Magnetic properties of materials</b>   | <b>7 hours</b>  |
| Insulators & Dielectric materials, Polarization, Clausius - Mosotti relation, Dielectric constant, Temperature & frequency dependence of dielectric constant, Dielectric loss, breakdown. Ferroelectric and Piezoelectric materials, and their applications in devices. Magnetic parameters and their relations - Origin of magnetization - orbital magnetic moment, spin magnetic moment, Bohr magneton, Properties (Qualitative description) of dia, para, antiferro and ferromagnetic materials - Domain theory of ferromagnetism, Hysteresis, applications. |   |                 |
| <b>Module:6</b>   | <b>Superconductivity</b>  | <b>5 hours</b>  |
| Superconductors, types, properties, Meissner Effect - Effect of Magnetic Field - Critical Current Superelectrons - electrodynamics of Superelectrons - Penetration depth - BCS theory - Josephson Effect - Applications - SQUID.  |   |                 |
| <b>Module:7</b>   | <b>Nanomaterials</b>  | <b>5 hours</b>  |
| Fundamentals of Quantum wells, Quantum wires, Quantum dots and their applications.  |   |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations   |   |                 |
| <b>Total Lecture Hours:</b>   |   | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |                 |
| 1.  | Safa O. Kasap, Principles of Electronic Materials and Devices, 2018, 4 <sup>th</sup> Edition, McGraw-Hill Education.              |                 |
| 2.  | Rolf E. Hummel, Electronic Properties of Materials, 2014, 4 <sup>th</sup> Edition, Springer.                                      |                 |
| <b>Reference Books</b>  |   |                 |
| 1.  | David Jiles, Introduction to the Electronic Properties of Materials, 2017, 2 <sup>nd</sup> Edition, CRC Press.                    |                 |
| 2.  | Manijeh Razeghi, Fundamentals of Solid-State Engineering, 2019, 4 <sup>th</sup> Edition, Springer.                                |                 |
| 3.  | Charles Kittel, Introduction to Solid-State Physics, 2019, 8 <sup>th</sup> Edition, Wiley India.                                  |                 |
| 4.  | M. A. Wahab, Solid State Physics - Structure and Properties of Materials, 2021, 3 <sup>rd</sup> Edition, Narosa Publishing House. |                 |
| 5.  | Paul Harrison and Alex Valavanis, Quantum Wells, Wires and Dots, 2016, 4 <sup>th</sup> edition, John Wiley.                       |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |   |                 |
| Recommended by Board of Studies   |   | 03-11-2023      |
| Approved by Academic Council  | No. 72  | Date 13-12-2023 |

| Course Code  | Course Title                      | L                | T | P | C |
|--|-----------------------------------|------------------|---|---|---|
| BEVD201L   | Physics of Semiconductor Devices  | 3                | 0 | 0 | 3 |
| Pre-requisite  | NIL                               | Syllabus version |   |   |   |
|  |                                   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |                                   |                  |   |   |   |
| This course is aimed to:   |                                   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Give the students in-depth knowledge of the physics of solid-state devices.</li> <li>2. Impart the fundamentals of semiconductor devices, their structures, and operation.</li> <li>3. Teach the modeling of PN Junction, MOS capacitors, and MOSFETs.</li> <li>4. Introduce transistor scaling, short channel effects and alternate transistor technologies.</li> <li>5. Gain full confidence to work with various semiconductor devices and their applications in discrete and integrated circuits.</li> </ol>   |                                   |                  |   |   |   |
| <b>Course Outcomes</b>   |                                   |                  |   |   |   |
| After completion of the course, the student will be able to:   |                                   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Apply the concepts of semiconductor energy band model and carrier transport.</li> <li>2. Analyze the PN Junction diode characteristics.</li> <li>3. Understand the principles of optoelectronic devices.</li> <li>4. Evaluate the BJT characteristics and equivalent circuits from the device parameters.</li> <li>5. Understand and derive the MOS capacitor characteristics.</li> <li>6. Design the MOSFET with the required characteristics.</li> </ol>   |                                   |                  |   |   |   |
| <b>Module:1</b>  | <b>Semiconductor Fundamentals</b> | <b>8 hours</b>   |   |   |   |
| Semiconductor materials, Basic Crystal Structure, Directions and planes in crystals, Formation of energy bands – E-k diagram, Effective mass – Concept of hole, Direct and indirect band gap, Density of states, Fermi-Dirac distribution, Fermi level, Intrinsic and extrinsic semiconductors, Equilibrium carrier concentration, Concept of Equilibrium, Non-equilibrium and Steady state, Excess Carriers, Electron-hole pair creation by radiation, Carrier lifetime, Quasi equilibrium and quasi-Fermi level. Generation and recombination of carriers – Excess carrier Lifetime, Semiconductor in electric field. Carrier drift, Mobility and velocity saturation, Carrier diffusion, Einstein's relation, Poisson equation, Continuity equation, Quantum tunneling. |                                   |                  |   |   |   |
| <b>Module:2</b>  | <b>PN Junction</b>                | <b>8 hours</b>   |   |   |   |
| PN Junction – Thermal Equilibrium Energy band diagram – Contact potential and space charge layers – Poisson equation – Electric fields and Potentials, PN junction under applied bias – Energy band diagrams – One-sided PN junction – Avalanche and Zener breakdown, Zener diode. Diode capacitances, small signal model of PN junction, Static current-voltage characteristics of PN junctions, Varactor diode, Heterojunctions. Metal-Semiconductor Contacts: Schottky, and Ohmic contacts, tunnel diodes, IMPATT diode   |                                   |                  |   |   |   |
| <b>Module:3</b>  | <b>Optoelectronic Devices</b>     | <b>5 hours</b>   |   |   |   |
| Principles of operations of devices: Photo Diodes, Solar Cells, Light Emitting Diodes, Semiconductor LASERS.   |                                   |                  |   |   |   |

|  |  |                 |
|--|--|-----------------|
| <b>Module:4</b>  | <b>Transistors</b>   | <b>6 hours</b>  |
| Bipolar Junction Transistors: Device structure and physical operation, current-voltage relationship – Common Base, Common Emitter configurations – Base width modulation; small signal and equivalent circuit models, Heterojunction Bipolar Transistors, Junction Field Effect Transistor, MESFET, MODFET (HEMT).   |  |                 |
| <b>Module:5</b>  | <b>MOS Capacitor</b>   | <b>5 hours</b>  |
| Ideal and realistic MOS Capacitors: Contact potential – Gate work function, Energy-band diagrams, Flat-band condition, Oxide and Interface charges, Accumulation, Depletion, Inversion, Strong inversion, Threshold voltage calculation, Body effect, Capacitance-voltage characteristics.   |  |                 |
| <b>Module:6</b>  | <b>MOSFET</b>  | <b>7 hours</b>  |
| MOSFET Physics: Surface Mobility, Drain current, Saturation voltage, Current-voltage characteristics, leakage currents, Small signal model – Short channel effects – Velocity saturation, Channel length modulation, Sub-threshold conduction – $V_t$ roll-off, Drain-induced barrier lowering, Punch-through – Hot carrier degradation, Gate induced drain leakage, Gate leakage. |  |                 |
| <b>Module:7</b>  | <b>MOSFET Scaling and Advanced Technologies</b>  | <b>4 hours</b>  |
| Scaling limits, alternative technologies – SOI MOSFET, multigate FETs  |  |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations  |  |                 |
| <b>Total Lecture Hours:</b>  |  | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |                 |
| 1.   | Ben G Streetman, Sanjay Kumar Banerjee, Solid State Electronic Devices, 2015, 7 <sup>th</sup> Edition, Pearson Education |                 |
| 2.   | S. M. Sze and Kwok K Ng, Physics of Semiconductor Devices, 2021, 4 <sup>th</sup> Edition, Wiley.                         |                 |
| <b>Reference Books</b>   |  |                 |
| 1.   | Donald A. Neamen, Semiconductor Physics and Devices, 2011, 4 <sup>th</sup> Edition, McGraw Hill.                         |                 |
| 2.   | S. M. Sze, M. K. Lee, Semiconductor Devices, 2015, 3 <sup>rd</sup> Edition, John Wiley.                                  |                 |
| 3.   | Pallab Bhattacharya, Semiconductor Optoelectronic Devices, 2017, 2 <sup>nd</sup> Edition, Pearson Education.             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |  |                 |
| Recommended by Board of Studies  | 03-11-2023   |                 |
| Approved by Academic Council   | No. 72   | Date 13-12-2023 |

| Course Code   | Course Title                                  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BECE102L  | Digital Systems Design                        | 3                | 0 | 0 | 3 |
| Pre-requisite   | Nil   | Syllabus version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives</b>  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Provide an understanding of Boolean algebra and logic functions.</li> <li>2. Develop the knowledge of combinational and sequential logic circuit design.</li> <li>3. Design and model the data path circuits for digital systems.</li> <li>4. Establish a strong understanding of programmable logic.</li> <li>5. Enable the student to design and model the logic circuits using Verilog HDL.</li> </ol>   |   |                  |   |   |   |
| <b>Course Outcome</b>   |   |                  |   |   |   |
| At the end of the course the student will be able to  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Optimize the logic functions using and Boolean principles and K-map.</li> <li>2. Model the Combinational and Sequential logic circuits using Verilog HDL.</li> <li>3. Design the various combinational logic circuits and data path circuits.</li> <li>4. Analyze and apply the design aspects of sequential logic circuits.</li> <li>5. Analyze and apply the design aspects of Finite state machines.</li> <li>6. Examine the basic architectures of programmable logic devices.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>   | <b>Digital Logic</b>                          | <b>8 hours</b>   |   |   |   |
| Boolean Algebra: Basic definitions, Axiomatic definition of Boolean Algebra, Basic Theorems and Properties of Boolean Algebra, Boolean Functions, Canonical and Standard Forms, Simplification of Boolean functions. Gate-Level Minimization: The Map Method (K-map up to 4 variable), Product of Sums and Sum of Products Simplification, NAND and NOR Implementation. Logic Families: Digital Logic Gates, TTL and CMOS logic families.   |   |                  |   |   |   |
| <b>Module:2</b>   | <b>Verilog HDL</b>                            | <b>5 hours</b>   |   |   |   |
| Lexical Conventions, Ports and Modules, Operators, Dataflow Modelling, Gate Level Modelling, Behavioural Modeling, Test Bench.  |   |                  |   |   |   |
| <b>Module:3</b>   | <b>Design of Combinational Logic Circuits</b> | <b>8 hours</b>   |   |   |   |
| Design Procedure, Half Adder, Full Adder, Half Subtractor, Full Subtractor, Decoders, Encoders, Multiplexers, De-multiplexers, Parity generator and checker, Applications of Decoder, Multiplexer and De-multiplexer. Modeling of Combinational logic circuits using Verilog HDL.   |   |                  |   |   |   |
| <b>Module:4</b>   | <b>Design of data path circuits</b>           | <b>6 hours</b>   |   |   |   |
| N-bit Parallel Adder/Subtractor, Carry Look Ahead Adder, Unsigned Array Multiplier, Booth Multiplier, 4-Bit Magnitude comparator. Modeling of data path circuits using Verilog HDL.   |   |                  |   |   |   |
| <b>Module:5</b>   | <b>Design of Sequential Logic Circuits</b>    | <b>8 hours</b>   |   |   |   |
| Latches, Flip-Flops - SR, D, JK & T, Buffer Registers, Shift Registers - SISO, SIPO, PISO, PIPO, Design of synchronous sequential circuits: state table and state diagrams, Design of counters: Modulo-n, Johnson, Ring, Up/Down, Asynchronous counter. Modeling of sequential logic circuits using Verilog HDL.  |   |                  |   |   |   |
| <b>Module:6</b>   | <b>Design of FSM</b>                          | <b>4 hours</b>   |   |   |   |
| Finite state Machine(FSM):Mealy FSM and Moore FSM , Design Example : Sequence detection, Modeling of FSM using Verilog HDL.   |   |                  |   |   |   |
| <b>Module:7</b>   | <b>Programmable Logic Devices</b>             | <b>4 hours</b>   |   |   |   |
| Types of Programmable Logic Devices: PLA, PAL, CPLD, FPGA Generic Architecture.   |   |                  |   |   |   |

|  |   |                |                 |
|--|---|----------------|-----------------|
| <b>Module:8</b>  | <b>Contemporary issues</b>  | <b>2 hours</b> |                 |
|  |   |                |                 |
| <b>Total Lecture hours:</b>  |   |                | <b>45 hours</b> |
| <b>Textbook(s)</b>   |   |                |                 |
| 1.   | M. Morris Mano and Michael D. Ciletti, Digital Design: With an Introduction to the Verilog HDL and System Verilog, 2018, 6 <sup>th</sup> Edition, Pearson Pvt. Ltd. |                |                 |
| <b>Reference Books</b>   |   |                |                 |
| 1.   | Ming-Bo Lin, Digital Systems Design and Practice: Using Verilog HDL and FPGAs, 2015, 2nd Edition, Create Space Independent Publishing Platform.                     |                |                 |
| 2.   | Samir Palnitkar, Verilog HDL: A Guide to Digital Design and Synthesis, 2009, 2nd edition, Prentice Hall of India Pvt. Ltd.  |                |                 |
| 3.   | Stephen Brown and Zvonko Vranesic, Fundamentals of Digital Logic with Verilog Design, 2013, 3rd Edition, McGraw-Hill Higher Education.                              |                |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test |   |                |                 |
| Recommended by Board of Studies  |   | 14-05-2022     |                 |
| Approved by Academic Council   |   | No. 66         | Date 16-06-2022 |

| Course Code   | Course Title   | L                | T    | P          | C               |
|---|--|------------------|------|------------|-----------------|
| BECE102P  | Digital Systems Design Lab   | 0                | 0    | 2          | 1               |
| Pre-requisite   | Nil  | Syllabus version |      |            |                 |
|   |  | 1.0              |      |            |                 |
| <b>Course Objective</b>   |  |                  |      |            |                 |
| <ul style="list-style-type: none"> <li>To apply theoretical knowledge gained in the theory course and get hands-on experience of the topics.</li> </ul>   |  |                  |      |            |                 |
| <b>Course Outcome</b>   |  |                  |      |            |                 |
| At the end of the course the student will be able to  |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>Design, simulate and synthesize combinational logic circuits, data path circuits and sequential logic circuits using Verilog HDL.</li> <li>Design and implement FSM on FPGA.</li> <li>Design and implement small digital systems on FPGA.</li> </ol> |  |                  |      |            |                 |
| <b>Indicative Experiments</b>   |  |                  |      |            |                 |
| 1.  | Characteristics of Digital ICs, Realization of Boolean expressions                           | 2 hours          |      |            |                 |
| 2.  | Design and Verilog modeling of Combinational Logic circuits                                  | 4 hours          |      |            |                 |
| 3.  | Design and Verilog modeling of various data path elements - Adders                           | 2 hours          |      |            |                 |
| 4.  | Design and Verilog modeling of various data path elements - Multipliers                      | 2 hours          |      |            |                 |
| 5.  | Implementation of combinational circuits – (FPGA / Trainer Kit)                              | 2 hours          |      |            |                 |
| 6.  | Implementation of data path circuit - (FPGA / Trainer Kit)                                   | 2 hours          |      |            |                 |
| 7.  | Design and Verilog modeling of simple sequential circuits like Counters and Shift registers  | 2 hours          |      |            |                 |
| 8.  | Design and Verilog modeling of complex sequential circuits                                   | 2 hours          |      |            |                 |
| 9.  | Implementation of Sequential circuits - (FPGA / Trainer Kit)                                 | 2 hours          |      |            |                 |
| 10.   | Design and Verilog modeling of FSM based design – Serial Adder                               | 2 hours          |      |            |                 |
| 11.   | Design and Verilog modeling of FSM based design – Traffic Light Controller / Vending Machine | 4 hours          |      |            |                 |
| 12.   | Design of ALU  | 4 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>   |  |                  |      |            | <b>30 hours</b> |
| Mode of Assessment: Continuous Assessment and Final Assessment Test   |  |                  |      |            |                 |
| Recommended by Board of Studies   |  | 14-05-2022       |      |            |                 |
| Approved by Academic Council  |  | No. 66           | Date | 16-06-2022 |                 |

| Course Code  | Course Title  | L                | T | P | C |
|--|---|------------------|---|---|---|
| BECE204L   | Microprocessors and Microcontrollers                          | 3                | 0 | 0 | 3 |
| Pre-requisite  | BECE102L  | Syllabus version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives:</b>  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. To acquaint students with architectures of Intel microprocessors, microcontroller and ARM processors.</li> <li>2. To familiarize the students with assembly language programming in 8051 microcontroller and ARM processor.</li> <li>3. To interface peripherals and I/O devices with the 8051 microcontroller.</li> </ol>   |   |                  |   |   |   |
| <b>Course Outcome:</b>   |   |                  |   |   |   |
| At the end of the course, the student should be able to  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Comprehend the various microprocessors including Intel Pentium Processors</li> <li>2. Infer the architecture and Programming of Intel 8086 Microprocessor.</li> <li>3. Comprehend the architectures and programming of 8051 microcontroller.</li> <li>4. Deploy the implementation of various peripherals such as general purpose input/output, timers, serial communication, LCD, keypad and ADC with 8051 microcontroller</li> <li>5. Infer the architecture of ARM Processor</li> <li>6. Develop the simple application using ARM processor.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Overview of Microprocessors</b>                            | <b>3 hours</b>   |   |   |   |
| Introduction to Microprocessors, 8-bit/16-bit Microprocessor, Overview of Intel Pentium, I (i3, i5, i7) Series Processor.  |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Microprocessor Architecture and Interfacing: Intel x86</b> | <b>8 hours</b>   |   |   |   |
| 16-bit Microprocessor: 8086 - Architecture and Addressing modes, Memory Segmentation, Instruction Set, Assembly Language Processing, Programming with DOS and BIOS function calls, minimum and maximum mode configuration, Programmable Peripheral Interface (8255), Programmable Timer Controller (8254), Memory Interface to 8086.   |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Microcontroller Architecture: Intel 8051</b>               | <b>7 hours</b>   |   |   |   |
| Microcontroller 8051 - Organization and Architecture, RAM-ROM Organization, Machine Cycle, Instruction set: Addressing modes, Data Processing - Stack, Arithmetic, Logical; Branching – Unconditional and Conditional, Assembly programming.   |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Microcontroller 8051 Peripherals</b>                       | <b>5 hours</b>   |   |   |   |
| I/O Ports, Timers-Counters, Serial Communication and Interrupts.   |   |                  |   |   |   |
| <b>Module:5</b>  | <b>I/O interfacing with Microcontroller 8051</b>              | <b>7 hours</b>   |   |   |   |
| LCD, LED, Keypad, Analog-to-Digital Convertors, Digital-to-Analog Convertors, Sensor with Signal Conditioning Interface.   |   |                  |   |   |   |
| <b>Module:6</b>  | <b>ARM Processor Architecture</b>                             | <b>5 hours</b>   |   |   |   |
| ARM Design Philosophy; Overview of ARM architecture; States [ARM, Thumb, Jazelle]; Registers, Modes; Conditional Execution; Pipelining; Vector Tables; Exception handling.   |   |                  |   |   |   |
| <b>Module:7</b>  | <b>ARM Instruction Set</b>                                    | <b>8 hours</b>   |   |   |   |
| ARM Instruction- data processing instructions, branch instructions, load store instructions, SWI Instruction, Loading instructions, conditional Execution, Assembly Programming.   |   |                  |   |   |   |
| <b>Module:8</b>  | <b>Contemporary issues</b>                                    | <b>2 hours</b>   |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
|  |   | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | A.K. Ray, K.M. Bhurchandi, Advanced Microprocessor and Peripherals, 2012, 2 <sup>nd</sup> Edition, Tata McGraw-Hill, India.                             |                             |                 |
| 2.   | Mohammad Ali Mazidi, Janice G. Mazidi, Rolin D. McKinlay, The 8051 Microcontroller and Embedded Systems, 2014, 2 <sup>nd</sup> Edition, Pearson, India. |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | Muhammad Ali Mazidi, ARM Assembly Language Programming & Architecture: 1, 2016, 2nd Edition, Microdigitaled.com   |                             |                 |
| 2.   | A. Nagoor Kani, 8086 Microprocessors and its Applications, 2017, Second Edition, Tata McGraw-Hill Education Pvt. Ltd., New Delhi, India.                |                             |                 |
| 3.   | Joseph Yiu, The Definitive Guide to ARM® Cortex®-M0 and Cortex-M0+ Processors, 2015, 2 <sup>nd</sup> Edition, Elsevier Science & Technology, UK         |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test |   |                             |                 |
| Recommended by Board of Studies  |   | 14-05-2022                  |                 |
| Approved by Academic Council   |   | No. 66                      | Date 16-06-2022 |

| Course Code   | Course Title  | L                | T    | P          | C               |
|---|---|------------------|------|------------|-----------------|
| BECE204P  | Microprocessors and Microcontrollers Lab  | 0                | 0    | 2          | 1               |
| Pre-requisite   | BECE102L  | Syllabus version |      |            |                 |
|   |   | 1.0              |      |            |                 |
| <b>Course Objectives</b>  |   |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. To familiarize the students with assembly language programming using microprocessor and microcontroller.</li> <li>2. To familiarize the students with Embedded C language programming using microcontroller.</li> <li>3. To interface peripherals and I/O devices with the microcontroller and microprocessor.</li> </ol> |   |                  |      |            |                 |
| <b>Course Outcome</b>   |   |                  |      |            |                 |
| Student will be able to <ol style="list-style-type: none"> <li>1. Showcase the skill, knowledge and ability of programming microcontroller and microprocessor using its instruction set.</li> <li>2. Expertise with microcontroller and interfaces including general purpose input/ output, timers, serial communication, LCD, keypad and ADC.</li> </ol>           |   |                  |      |            |                 |
| <b>Indicative Experiments [Experiments using 8086/8051/ARM]</b>   |   |                  |      |            |                 |
| 1   | Assembly language programming of Arithmetic/logical operations.   | 6 hours          |      |            |                 |
| 2   | Assembly language programming of memory operations.   | 4 hours          |      |            |                 |
| 3   | Assembly language programming/ Embedded C programming for interfacing the peripherals:<br>General purpose input/ output, timers, serial communication, LCD, keypad and ADC. | 10 hours         |      |            |                 |
| 4   | Hardware implementation of peripheral interfacing:<br>General purpose input/ output, timers, serial communication, LCD, keypad and ADC.                                     | 10 hours         |      |            |                 |
| <b>Total Laboratory Hours</b>   |   |                  |      |            | <b>30 hours</b> |
| Mode of Assessment: Continuous Assessment and Final Assessment Test   |   |                  |      |            |                 |
| Recommended by Board of Studies   |   | 14-05-2022       |      |            |                 |
| Approved by Academic Council  |   | No. 66           | Date | 16-06-2022 |                 |

| Course Code  | Course Title                                     | L                | T | P | C |
|--|--|------------------|---|---|---|
| BECE302L   | Control Systems                                  | 2                | 1 | 0 | 3 |
| Pre-requisite  | NIL  | Syllabus version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. To study the use of transfer function model for the analysis of physical systems and to introduce the components of control system.</li> <li>2. To provide adequate knowledge in the time response of systems and steady state error analysis along with the understanding of closed-loop and open-loop system analysis in frequency domain.</li> <li>3. To introduce the design of controllers and compensators for the stability analysis.</li> <li>4. To introduce state variable representation of physical systems and study the stability analysis in state space approach.</li> </ol>   |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| Students will be able to   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Differentiate between open-loop and closed-loop control systems and obtain the transfer function from the mathematical modeling of physical systems.</li> <li>2. Determine transient and steady state responses of the system with first and second order and also to analyze its error coefficients.</li> <li>3. Characterize the system stability using R-H criteria and root locus techniques.</li> <li>4. Analyze the frequency domain response of the control systems.</li> <li>5. Design the controllers and compensators to estimate the system stability.</li> <li>6. Analyze the system in state space model through the concept of controllability and observability.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Control Systems</b>                           | <b>3 hours</b>   |   |   |   |
| Basic components of a control system, Applications, Open-loop control system and closed-loop control system, Examples of control system (air conditioner, cruise control, phase-locked loop, etc.), Effects of feedback on overall gain, Types of feedback control system, Linear and non-linear control systems.  |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Mathematical Modeling of Physical Systems</b> | <b>8 hours</b>   |   |   |   |
| Difference and differential equations for LTI SISO and MIMO systems, Mathematical modeling of electrical and mechanical systems, Equivalence between the elements of different types of systems, Transfer function of linear systems, Open-loop transfer function and closed-loop transfer function, Block diagram representation, Block diagram reduction techniques, Signal flow graph using Mason's gain formula.   |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Time Domain Response</b>                      | <b>6 hours</b>   |   |   |   |
| Transient response and steady state responses, Time domain specifications, Types of test inputs, Response of first order and second order systems, Steady state error, Static error coefficients, Generalized error coefficients.  |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Characterization of Systems</b>               | <b>5 hours</b>   |   |   |   |
| Stability – concept and definition, Poles, Zeros, Order and Type of systems; R-H criteria, Root locus analysis.  |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Frequency Domain Response</b>                 | <b>7 hours</b>   |   |   |   |
| Frequency response – Performance specifications in the frequency domain, Phase margin and gain margin, Bode plot, Polar plot and Nyquist plot, Stability analysis in frequency domain.   |  |                  |   |   |   |

|  |   |                 |
|--|---|-----------------|
| <b>Module:6</b>  | <b>Controllers and Compensators Design</b>  | <b>7 hours</b>  |
| Controllers – P, PI, PID, Realization of basic compensators, Cascade compensation in time domain and frequency domain, Feedback compensation, Design of lag, lead, lag-lead series compensators.   |   |                 |
| <b>Module:7</b>  | <b>State Space Analysis</b>   | <b>7 hours</b>  |
| Dynamic system modeling in state space representation: Diagonal canonical form, Jordan canonical form, Solutions of state equations of LTI system, Conversion from state space model to transfer function model and vice versa, Stability analysis in state spaces: Concept of eigenvalues and eigenvectors, State transition matrix using Cayley-Hamilton theorem, Controllability and observability. |   |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>  |
|  |   |                 |
| <b>Total Lecture hours:</b>  |   | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                 |
| 1.   | Norman S. Nise, Control Systems Engineering, 2019, 8 <sup>th</sup> Edition, John Wiley & Sons, New Jersey, USA  |                 |
| <b>Reference Books</b>   |   |                 |
| 1.   | Farid Golnaraghi and Benjamin C. Kuo, Automatic Control Systems, 2017, 10 <sup>th</sup> Edition, McGraw-Hill Education, India.                            |                 |
| 2.   | I.J. Nagarth and M. Gopal, Control Systems Engineering, 2018, 6 <sup>th</sup> Edition, New Age International Pvt. Ltd., New Delhi, India.                 |                 |
| 3.   | Gene Franklin, J. Powell and Abbas Emami-Naeini, Feedback Control of Dynamic Systems, 2019, 8 <sup>th</sup> Edition, Pearson Education, New Delhi, India. |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |   |                 |
| Recommended by Board of Studies  | 28-02-2023  |                 |
| Approved by Academic Council   | No. 69  | Date 16-03-2023 |

| Course Code   | Course Title                                  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BECE303L  | VLSI System Design                            | 3                | 0 | 0 | 3 |
| Pre-requisite   | BECE102L, BECE102P                            | Syllabus version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives :</b>  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. To introduce the basic concepts and techniques of modern integrated circuit design.</li> <li>2. Describe the fundamental principles underlying digital design using CMOS logic and analyze the performance characteristics of these digital circuits.</li> <li>3. Verify that a design meets its functionality, timing constraints, both manually and through the use of computer-aided design tools.</li> </ol>  |   |                  |   |   |   |
| <b>Course Outcomes :</b>  |   |                  |   |   |   |
| Students will be able to  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Analyze the CMOS digital electronics circuits, including logic components and their interconnect using mathematical methods and circuit analysis models</li> <li>2. Create models of moderately sized CMOS inverters with specified noise margin and propagation delay.</li> <li>3. Apply CMOS technology-specific layout rules in the placement and routing of transistors and interconnect.</li> <li>4. Analyse the various logic families and efficient techniques at circuit level for improving power and speed of combinational and sequential logic.</li> <li>5. Implement the CMOS digital circuits with the specified timing constraints.</li> <li>6. Design memories with efficient architectures to improve access times, power consumption</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>   | <b>VLSI Design Overview and MOSFET Theory</b> | <b>8 hours</b>   |   |   |   |
| VLSI Design Flow, Design Hierarchy, Concepts of Regularity, Modularity and Locality, VLSI Design Styles, Design Quality, MOSFET : Device Structure, Electrical behaviour of MOS transistors, Capacitance- Voltage Characteristics and Non-ideal Effects; Effects of scaling on MOSFETs and Interconnects.   |   |                  |   |   |   |
| <b>Module:2</b>   | <b>CMOS Logic Gates</b>                       | <b>8 hours</b>   |   |   |   |
| CMOS Inverter: DC Transfer Characteristics, Static and Dynamic Behaviour, CMOS Basic Gates, Compound Gates, CMOS Sequential Logic Design – Latches and Flip Flops   |   |                  |   |   |   |
| <b>Module:3</b>   | <b>CMOS Fabrication and Layout</b>            | <b>5 hours</b>   |   |   |   |
| CMOS Process Technology N-well, P-well Process, latch up in CMOS technology, Stick Diagram for Boolean Functions using Euler Theorem, Layout Design Rule  |   |                  |   |   |   |
| <b>Module:4</b>   | <b>CMOS Circuits Performance Analysis</b>     | <b>5 hours</b>   |   |   |   |
| Delay Estimation, Logical Effort and Transistor Sizing, Performance Estimation - Static & Dynamic Power Dissipation.  |   |                  |   |   |   |
| <b>Module:5</b>   | <b>CMOS Logic Families</b>                    | <b>8 hours</b>   |   |   |   |
| Pass Transistor Logic, Transmission Gates based Logic Design, pseudo NMOS, Cascode Voltage Switch Logic Dynamic and domino logic, clocked CMOS (C <sup>2</sup> MOS) logic and np – CMOS logic.  |   |                  |   |   |   |
| <b>Module:6</b>   | <b>Timing Analysis</b>                        | <b>4 hours</b>   |   |   |   |
| Introduction to Static timing analysis, Setup Time, Hold Time, calculation of critical path, slack, setup and hold time violations.   |   |                  |   |   |   |
| <b>Module:7</b>   | <b>Semiconductor Memory Design</b>            | <b>5 hours</b>   |   |   |   |

|   |   |            |                 |
|---|---|------------|-----------------|
| Introduction, Types - Read-Only Memory (ROM) Circuits, Static Read-Write Memory (SRAM) and Dynamic Read-Write Memory (DRAM) Circuits. |   |            |                 |
| <b>Module:8</b>   | <b>Contemporary issues</b>  |            | <b>2 hours</b>  |
| <b>Total Lecture Hours:</b>   |   |            | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |            |                 |
| 1.  | Neil H.Weste, Harris, A. Banerjee, CMOS VLSI Design, A circuits and System Perspective, 2015, 4 <sup>th</sup> Edition, Pearson Education, Noida, India.                     |            |                 |
| <b>Reference Book</b>   |   |            |                 |
| 1.  | Jan M. Rabaey, Anantha Chadrakasan, Borivoje Nikolic, Digital Integrated Circuits: A Design Perspective Paperback, 2016, 2 <sup>nd</sup> Edition, Pearson Education, India. |            |                 |
| 2.  | Sung-Mo Kang, Yusuf Liblebici, Chulwoo Kim, CMOS Digital Integrated Circuits: Analysis and Design, 2019, Revised 4th Edition, Tata Mc Graw Hill, New Delhi, India.          |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test                                    |   |            |                 |
| Recommended by Board of Studies   |   | 14-05-2022 |                 |
| Approved by Academic Council  |   | No. 66     | Date 16-06-2022 |

| Course Code  | Course Title   | L                | T    | P          | C               |
|--|--|------------------|------|------------|-----------------|
| BECE303P   | VLSI System Design Lab   | 0                | 0    | 2          | 1               |
| Pre-requisite  | BECE102L, BECE102P   | Syllabus version |      |            |                 |
|  |  | 1.0              |      |            |                 |
| <b>Course Objectives :</b>   |  |                  |      |            |                 |
| <ul style="list-style-type: none"> <li>The objective of this laboratory is to apply the theoretical knowledge and explore various design style of CMOS Integrated Circuits (IC) design using the latest EDA tools</li> </ul>   |  |                  |      |            |                 |
| <b>Course Outcome :</b>  |  |                  |      |            |                 |
| On completion of this lab course the students will be able to  |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>Analyze the performance of CMOS Inverter circuits on the basis of their operation and working.</li> <li>Design the semiconductor memory cell, combinational, sequential and arithmetic circuit using CMOS design rules.</li> <li>Construct layout of CMOS inverter, universal and basic logic gates.</li> </ol> |  |                  |      |            |                 |
| <b>Indicative Experiments</b>  |  |                  |      |            |                 |
| 1  | Parameter extraction for basic cell structure (NMOS and PMOS devices). <ul style="list-style-type: none"> <li>Analysis of MOS with width variation, body effect and estimation of channel length modulation</li> </ul> | 2 hours          |      |            |                 |
| 2  | Design and Analysis of CMOS inverter for arbitrary sizing. <ul style="list-style-type: none"> <li>Estimation of Power, Delay, Noise Margin.</li> <li>Impact of load on performance metrics.</li> </ul>                 | 4 hours          |      |            |                 |
| 3  | Analysis of CMOS inverter for given specification. <ul style="list-style-type: none"> <li>Impact of sizing on Power, Delay, Noise Margin</li> </ul>  | 2 hours          |      |            |                 |
| 4  | Analysis of inverter chains using progressive sizing to improve delay performance.   | 2 hours          |      |            |                 |
| 5  | Design and Analysis of Universal gates in static CMOS logic <ul style="list-style-type: none"> <li>Effect of input reordering.</li> </ul>  | 2 hours          |      |            |                 |
| 6  | Design and Analysis of Boolean Expression (Simple Arithmetic Unit) in static CMOS logic.   | 2 hours          |      |            |                 |
| 7  | Design and Analysis of Pass transistor and Transmission gate based circuits  | 4 hours          |      |            |                 |
| 8  | Design and Analysis of CMOS sequential circuits ( Latches and Flip Flops)  | 4 hours          |      |            |                 |
| 9  | Design a CMOS Memory cell (SRAM, DRAM) and verify its operation.   | 4 hours          |      |            |                 |
| 10   | Design Layout of CMOS inverter and perform post-layout analysis, DRC, Layout Vs. Schematic, Monte Carlo analysis, Corner analysis and etc.   | 4 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>  |  |                  |      |            | <b>30 hours</b> |
| Mode of Assessment: Continuous Assessment and Final Assessment Test  |  |                  |      |            |                 |
| Recommended by Board of Studies  |  | 14-05-2022       |      |            |                 |
| Approved by Academic Council   |  | No. 66           | Date | 16-06-2022 |                 |

| Course Code  | Course Title                 | L                | T | P | C |
|--|------------------------------|------------------|---|---|---|
| BEVD202L   | Electromagnetic Field Theory | 3                | 0 | 0 | 3 |
| Pre-requisite  | NIL                          | Syllabus version |   |   |   |
|  |                              | 1.0              |   |   |   |
| <b>Course Objectives:</b>  |                              |                  |   |   |   |
| This course is aimed to:   |                              |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Acquaint the students with basic concepts and properties of Electrostatics and magnetostatics.</li> <li>2. Making the students understand the propagation of EM waves through time-varying Maxwell's equations and analyze the EM Wave propagation in different conducting and dielectric media.</li> <li>3. Making the students comprehend the concept of transmission and reflection in various transmission lines and design different transmission lines using Smith chart</li> </ol>  |                              |                  |   |   |   |
| <b>Course Outcomes:</b>  |                              |                  |   |   |   |
| After completion of the course, the student will be able to:   |                              |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Evaluate and analyze Electric Fields and Electric Potential due to different Charge distributions.</li> <li>2. Compute and analyze magnetic fields in different material media.</li> <li>3. Understand the propagation of EM waves through time-varying Maxwell's equations</li> <li>4. Comprehend the EM wave propagation in conducting as well as in dielectric materials.</li> <li>5. Calculate the power of an EM wave while propagating through different materials.</li> <li>6. Illustrate the wave mechanism in different transmission lines at high frequencies using transmission line parameters.</li> </ol>   |                              |                  |   |   |   |
| <b>Module:1   Vector Analysis</b>  |                              | <b>5 hours</b>   |   |   |   |
| Cartesian coordinates: Vector Algebra - Vector Operations, Vector Algebra: Component Form, Triple Products, Position, Displacement, and Separation Vectors, How Vectors Transform. Differential Calculus: Gradient, Divergence, Curl, Product Rules, Second Derivatives. Integral Calculus: Line, Surface, and Volume Integrals. The Fundamental Theorem for Gradients, The Fundamental Theorem for Divergences, The Fundamental Theorem for Curls. Curvilinear Coordinates: Spherical Coordinates, Cylindrical Coordinates  |                              |                  |   |   |   |
| <b>Module:2   Electrostatics</b>   |                              | <b>8 hours</b>   |   |   |   |
| The Electric Field, Coulomb's Law, The Electric Field due to Continuous Charge Distributions (line, surface and volume charge), Field Lines, Flux, and Gauss's Law – The divergence of Electric field, Applications of Gauss's Law, The Curl of Electric field. Electric Potential, Poisson's Equation and Laplace's Equation, The Potential of a Localized Charge Distribution (line, surface, volume charge), Boundary Conditions, The Work It Takes to Move a Charge, The Energy of a Point Charge Distribution, The Energy of a Continuous Charge, Conductors: Basic Properties, Induced Charges, Surface Charge and the Force on a Conductor, Capacitors. Laplace's Equation in One, and Two Dimensions, Boundary Conditions and Uniqueness Theorems, Conductors and the Second Uniqueness Theorem, The |                              |                  |   |   |   |

|   |   |                |
|---|---|----------------|
| Method of Images: The Classic Image Problem, Induced Surface Charge, Force and Energy. Separation of Variables: Cartesian Coordinates, Spherical Coordinates. The Electric Field of a Dipole.   |   |                |
| <b>Module:3</b>   | <b>Electric Fields in Matter</b>                      | <b>5 hours</b> |
| Electric Fields in Matter: Dielectrics, Induced Dipoles, Alignment of Polar Molecules, Polarization. The Field of a Polarized Object: Bound Charges, Physical Interpretation of Bound Charges, The Field Inside a Dielectric. The Electric Displacement: Gauss's Law in the Presence of Dielectrics, Boundary Conditions. Linear Dielectrics: Susceptibility, Permittivity, Dielectric Constant, Boundary Value Problems with Linear Dielectrics, Energy in Dielectric Systems, Forces on Dielectrics.  |   |                |
| <b>Module:4</b>   | <b>Magnetostatics &amp; Magnetic Fields in Matter</b> | <b>8 hours</b> |
| The Lorentz Force Law, Magnetic Fields, Magnetic Forces, Currents, The Biot-Savart Law, Steady Currents, The Magnetic Field of a Steady Current, Straight-Line Currents, The Divergence and Curl of B, Ampère's Law, Comparison of Magnetostatics and Electrostatics, The Vector Potential, Boundary Conditions. Magnetic Fields in Matter: Diamagnets, Paramagnets, Ferromagnets, Torques and Forces on Magnetic Dipoles, Effect of a Magnetic Field on Atomic Orbits, Magnetization. The Field of a Magnetized Object: Bound Currents, Physical Interpretation of Bound Currents, The Magnetic Field Inside Matter. The Auxiliary Field H, Ampère's Law in Magnetized Materials, Boundary Conditions. Linear Media: Magnetic Susceptibility and Permeability. |   |                |
| <b>Module:5</b>   | <b>Electrodynamics &amp; Conservation Laws</b>        | <b>5 hours</b> |
| Ohm's Law, Electromotive Force, Motional emf, Electromagnetic Induction, Faraday's Law, The Induced Electric Field, Inductance, Energy in Magnetic Fields, Electrodynamics Before Maxwell, How Maxwell Fixed Ampère's Law, Maxwell's Equations, Magnetic Charge, Maxwell's Equations in Matter, Boundary Conditions. Charge and Energy, The Continuity Equation, Poynting's Theorem, Newton's Third Law in Electrodynamics, Conservation of Momentum, Angular Momentum.   |   |                |
| <b>Module:6</b>   | <b>Electromagnetic Waves</b>                          | <b>6 hours</b> |
| The Wave Equation, Sinusoidal Waves, Boundary Conditions: Reflection and Transmission, Polarization. Electromagnetic Waves in Vacuum: The Wave Equation for E and B, Monochromatic Plane Waves, Energy and Momentum in Electromagnetic Waves. Electromagnetic Waves in Matter: Propagation in Linear Media, Reflection and Transmission at Normal Incidence. Absorption and Dispersion: Electromagnetic Waves in Conductors, Reflection at a Conducting Surface.  |   |                |
| <b>Module:7</b>   | <b>Transmission Lines &amp; Smith Chart</b>           | <b>6 hours</b> |
| Types, Parameters, Transmission Line Equations, Primary and secondary Constants, Expressions for Characteristic Impedance, Propagation Constant, Phase velocity, input impedance, Reflection Coefficient, VSWR. Characterization of lossless, low loss and distortionless transmission lines. Significance of short circuit and open circuit lines. Smith Chart and applications: Input impedance, admittance, VSWR, Reflection Coefficient, return loss, standing wave pattern.  |   |                |

|  |   |                 |
|--|---|-----------------|
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations  |   |                 |
| <b>Total Lecture Hours:</b>  |   | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                 |
| 1.   | David. J. Griffiths, Introduction to Electrodynamics, 2020, Fourth edition, Cambridge University Press, India.              |                 |
| 2.   | D. K. Cheng, Field and Wave Electromagnetics, 2014, Second edition, Pearson Education.                                      |                 |
| <b>Reference Books</b>   |   |                 |
| 1.   | D. K. Cheng, Fundamentals of Engineering Electromagnetics, 2014, Pearson India  |                 |
| 2.   | Mathew N. O. Sadiku, and S. V. Kulkarni, Principles of Electromagnetics, 2015, Sixth edition, Oxford University Press.      |                 |
| 3.   | Fawwaz T. Ulaby, Umberto Ravaioli, Fundamentals of Applied Electromagnetics, 2015, Pearson Global Edition.                  |                 |
| 4.   | William H. Hayt, J. A. Buck and M. Jaleel Akhtar, Engineering Electromagnetics, 2020, 9 <sup>th</sup> Edition, McGraw Hill. |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test |   |                 |
| Recommended by Board of Studies  | 03-11-2023  |                 |
| Approved by Academic Council   | No. 72  | Date 13-12-2023 |

| Course Code  | Course Title                                     | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD203L   | Signal Processing                                | 3                | 0 | 0 | 3 |
| Pre-requisite  | BMAT102L   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Study the fundamentals like signal classification, signal operations and sampling techniques.</li> <li>2. Study the different systems, convolution, and correlation.</li> <li>3. Analyze different transform techniques and able to take the transform of a LTI system.</li> <li>4. Inculcate the design concepts of digital FIR filters, analog and digital IIR Filters.</li> <li>5. Instill diverse structures for realizing digital filters.</li> <li>6. Provide an insight into digital signal processors.</li> </ol>  |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completion of the course the student will be able to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the fundamentals of signal classifications and the concept of sampling theorem.</li> <li>2. Understand the different systems and concepts of convolution and correlation.</li> <li>3. Apply the Fourier concepts to DT signals and Z transform to analyze the DT systems.</li> <li>4. Comprehend the various analog filter design techniques and be able to design digital filters.</li> <li>5. Realize the digital filters using various system interconnections.</li> <li>6. Understand the types and architecture of digital signal processors.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Continuous Time and Discrete Time Signals</b> | <b>6 hours</b>   |   |   |   |
| Representation of signals, Signal classification, Types of signals, Operations on signals - Scaling, Shifting, Transformation of independent variables, Norms and moments of signals, Sampling: Nyquist Criteria-Aliasing-Reconstruction   |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Continuous Time and Discrete Time Systems</b> | <b>5 hours</b>   |   |   |   |
| Classification of systems - Static and dynamic, Linear and non-linear, Time-variant and time-invariant, Causal and non-causal, Stable and unstable, Impulse response and step response of systems, Convolution and Correlation for DT signals.   |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Review of Transform Techniques</b>            | <b>8 hours</b>   |   |   |   |
| <b>Discrete Time System Analysis:</b> Z-transform and its properties, inverse z-transforms; difference equation – Solution by z-transform, - Stability analysis.   |  |                  |   |   |   |
| <b>Fourier Analysis of DT Signals:</b> Review of Continuous-time Fourier transform and Discrete-time Fourier transform, DFT, Radix-2 FFT Algorithms.   |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Design of Digital FIR Filters</b>             | <b>7 hours</b>   |   |   |   |
| Design characteristics of FIR filters with linear- phase – Frequency response of linear phase FIR filters, Design of FIR filters using windowing techniques - Rectangular, Bartlett, Hamming, Hanning and Blackmann.   |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Design of Digital IIR Filters</b>             | <b>8 hours</b>   |   |   |   |
| Analog low pass filter -Butterworth and Chebyshev approximations. Different methods of IIR filter Design: Bilinear and Impulse invariance techniques.  |  |                  |   |   |   |

|   |  |                 |
|---|--|-----------------|
| <b>Module:6</b>   | <b>Digital filter Structures</b>   | <b>4 hours</b>  |
| Basic FIR and IIR digital filter structures - Direct Forms, Cascade, Parallel, Lattice and Lattice-Ladder structures.   |  |                 |
| <b>Module:7</b>   | <b>Digital Signal Processors</b>   | <b>5 hours</b>  |
| General-purpose digital signal processors - Fixed point and floating-point DSP. Finite word length effect, Filter operation in different DSP Architectures, Typical implementation of DSP algorithms. |  |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations   |  |                 |
| <b>Total Lecture hours:</b>   |  | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |                 |
| 1.  | John G. Proakis, Dimitris G Manolakis, Digital Signal Processing: Principles, Algorithms and Applications, 2022, 5th Edition, Pearson, USA |                 |
| 2.  | R.S.Kaler, M.Kulkarni, Umesh Gupta, A textbook of Digital Signal Processing, 2019, 1st edition, Dream tech Press, Wiley, India             |                 |
| <b>Reference Books</b>  |  |                 |
| 1.  | P. Rama Krishna Rao and Shankar Prakriya, "Signals and Systems", 2017, 2 <sup>nd</sup> edition - Mc-Graw Hill.                             |                 |
| 2.  | Alan. V. Oppenheim, Alan. S. Willsk and S. Hamid Nawab, Signals and Systems, 2015, 2 <sup>nd</sup> Edition, Pearson Education India.       |                 |
| 3.  | Keshab K. Parhi, "VLSI Digital Signal Processing Systems", 1999, Wiley Eastern.  |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |  |                 |
| Recommended by Board of Studies   | 03-11-2023   |                 |
| Approved by Academic Council  | No. 72   | Date 13-12-2023 |

| Course Code  | Course Title  | L                | T | P | C |
|--|---|------------------|---|---|---|
| BEVD204L   | Electronic Circuits                                     | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD201L  | Syllabus version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives:</b>  |   |                  |   |   |   |
| The course is aimed to   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Introduce the relationship of BJT device and circuits.</li> <li>2. Describe the fundamental principles underlying design of various building blocks and Amplifier circuits using BJT's and analyse their performance characteristics.</li> <li>3. Understand op-amp performance characteristics and its applications.</li> <li>4. Understand waveform generator and oscillators.</li> </ol>  |   |                  |   |   |   |
| <b>Course Outcomes:</b>  |   |                  |   |   |   |
| At the end of the course the student will be able to   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the fundamentals of BJT Operation and apply them to design various building blocks.</li> <li>2. Comprehend the various configurations of BJT Amplifiers and their characteristics.</li> <li>3. Understand the fundamentals of op-amp and its various configurations.</li> <li>4. Design and Analyse various Feedback Amplifiers.</li> <li>5. Build op-amp based circuits to generate various waveforms.</li> <li>6. Comprehend the design of op-amp based oscillators.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Bipolar Junction Transistors (BJTs)</b>              | <b>4 hours</b>   |   |   |   |
| Device Structure and Physical Operation-PNP/NPN Transistors and Modes of Operation, Current-Voltage Characteristics, BJT Circuits at DC, Transistor Breakdown and Temperature Effects.   |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Bipolar Junction Transistor (BJT) Amplifiers</b>     | <b>9 hours</b>   |   |   |   |
| Basic Principles- Basis, Obtaining Voltage Amplifier, VTC, Small-Signal Operation and Models, Basic Configurations-Common-Emitter, Common-Base, Common-Collector, Biasing in BJT, Frequency Response- Internal Capacitive Effects, Miller Theorem and the High-Frequency Model of BJT, Frequency Response of Common-Emitter amplifier, BJT Power Amplifiers- Class A, Class B, Class AB.   |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Building Blocks of Integrated-Circuit Amplifiers</b> | <b>6 hours</b>   |   |   |   |
| Current Sources, Current Mirrors, and Current-Steering Circuits-BJT Circuits, BJT Cascode, Darlington Configuration, BJT Differential Pair-Basic Operation, Large/Small Signal Models, The Differential Amplifier with a Current-Mirror Load, Input Offset Voltage.  |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Feedback Amplifiers</b>                              | <b>6 hours</b>   |   |   |   |
| General Feedback Structure, Properties of Negative Feedback, Determination of loop gain, Various Feedback Amplifier Topologies-Voltage Series, Voltage shunt, Current series, Current shunt.   |   |                  |   |   |   |
| <b>Module:5</b>  | <b>Operational Amplifiers</b>                           | <b>6 hours</b>   |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
| Operational Amplifier as a Black Box-General Considerations and Op-Amp-Based Circuits-Inverting, Non-Inverting, Difference Amplifier, Differentiator, Integrator, Bipolar OpAmp- 741 BJT Circuit, DC/AC Analysis, Op Amp-Gain, Frequency Response, Slew Rate, Modern Techniques for the design of BJT Op Amps. |   |                             |                 |
| <b>Module:6</b>  | <b>Comparators and Waveform generators</b>  | <b>8 hours</b>              |                 |
| Comparator, Schmitt trigger and its applications, Waveform Generators-Square Wave, Triangular etc., 555 timer- Astable, Monostable Multivibrators, Rectifier, Peak detector.   |   |                             |                 |
| <b>Module:7</b>  | <b>Oscillators</b>  | <b>4 hours</b>              |                 |
| Basic Principles of Oscillators, Op-Amp RC Oscillators-Phase Shift, Wein's Bridge.   |   |                             |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>              |                 |
| Guest lectures from Industries and R&D Organizations.  |   |                             |                 |
|  |   | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | Adel.S.Sedra & Kenneth C. Smith, Tony Carusone, Vincent Gaudet, Microelectronics Circuits, 2021, Eighth International Edition, , Oxford University Press, New York. |                             |                 |
| 2.   | Donald A.Neamann, Microelectronics: Circuit Analysis & Design, 2021, Fourth Edition, Mcgraw Hill, New York.   |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | Behzaad Razavi, Fundamentals of Microelectronics, 2021, Third Edition, Wiley Publications, Hoboken, New Jersey.   |                             |                 |
| 2.   | D Roy Choudhury, Shail B Jain, Linear integrated Circuits, 2021, Sixth Edition, New Age International, India.   |                             |                 |
| 3.   | Albert P. Malvino, David J. Bates, Patrick E. Hoppe, Electronic Principles, 2021 Ninth Edition, McGraw Hill, Glencoe.   |                             |                 |
| 4.   | Ramakant A. Gayakwad Op-Amps and Linear Integrated Circuits, 2015, Fourth Edition, Pearson education, India.  |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.  |   |                             |                 |
| Recommended by Board of Studies  |   | 03-11-2023                  |                 |
| Approved by Academic Council   |   | No. 72                      | Date 13-12-2023 |

| Course Code  | Course Title   | L                | T    | P          | C               |
|--|--|------------------|------|------------|-----------------|
| BEVD204P   | Electronic Circuits Lab  | 0                | 0    | 2          | 1               |
| Pre-requisite  | BEVD201L   | Syllabus version |      |            |                 |
|  |  | 1.0              |      |            |                 |
| <b>Course Objectives:</b>  |  |                  |      |            |                 |
| The course is aimed to   |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Understand the design and analysis of various BJT based amplifier configurations.</li> <li>2. Comprehensive study and analysis of op-amp and its various applications.</li> </ol>              |  |                  |      |            |                 |
| <b>Course Outcomes:</b>  |  |                  |      |            |                 |
| At the end of the course the student will be able to   |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Design and analyze various BJT based amplifier configurations in a breadboard.</li> <li>2. Understand the working of op-amp and its applications using breadboard / SPICE software.</li> </ol> |  |                  |      |            |                 |
| <b>Indicative Experiments (Following experiments will be done either hardware or software.)</b>  |  |                  |      |            |                 |
| 1.   | Study of Input/Output Characteristics of in CE/CC configurations.              | 2 hours          |      |            |                 |
| 2.   | Study of Input/Output Characteristics of BJT Power Amplifiers- Class A, B, AB. | 2 hours          |      |            |                 |
| 3.   | Study of Characteristics of an NPN/PNP BJT based Differential Amplifier        | 2 hours          |      |            |                 |
| 4.   | Study of characteristics of an op-amp.   | 2 hours          |      |            |                 |
| 5.   | Op-amp as an Inverting and Non-Inverting Amplifier.                            | 2 hours          |      |            |                 |
| 6.   | Voltage/Current Feedback amplifier using op-amp.                               | 2 hours          |      |            |                 |
| 7.   | Op-amp as an Integrator and Differentiator Amplifier.                          | 4 hours          |      |            |                 |
| 8.   | Op-amp as a Comparator and Schmitt Trigger.                                    | 2 hours          |      |            |                 |
| 9.   | Op-amp as Waveform Generator- Square Wave, Triangular etc. (Multivibrators)    | 4 hours          |      |            |                 |
| 10.  | Oscillator design using op-amp -Wein's Bridge, RC Phase Shift.                 | 4 hours          |      |            |                 |
| 11.  | Design of 3-bit Flash ADC.   | 2 hours          |      |            |                 |
| 12.  | Design of active filters-Low pass, High pass.                                  | 2 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>  |  |                  |      |            | <b>30 hours</b> |
| Mode of assessment: Continuous Assessment Test and Final Assessment Test   |  |                  |      |            |                 |
| Recommended by Board of Studies  |  | 03-11-2023       |      |            |                 |
| Approved by Academic Council   |  | No. 72           | Date | 13-12-2023 |                 |

| Course Code  | Course Title                         | L                | T | P | C |
|--|--------------------------------------|------------------|---|---|---|
| BEVD205L   | Scripting Languages and Verification | 3                | 0 | 0 | 3 |
| Pre-requisite  | BECE102L, BECE102P                   | Syllabus version |   |   |   |
|  |                                      | 1.0              |   |   |   |
| <b>Course Objectives</b>   |                                      |                  |   |   |   |
| This course is aimed to:   |                                      |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Write Perl, TCL and Python scripts in the LINUX environment.</li> <li>2. Write test bench using System Verilog.</li> <li>3. Develop class based test bench using System Verilog.</li> </ol>  |                                      |                  |   |   |   |
| <b>Course Outcomes</b>   |                                      |                  |   |   |   |
| After completion of the course the student will be able to:  |                                      |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Handle files, directories and manage processes using PERL scripts.</li> <li>2. Handle files, directories and manage processes using TCL scripts.</li> <li>3. Develop scripts for Automation.</li> <li>4. Understand the VLSI Verification Techniques.</li> <li>5. Develop System Verilog modules.</li> <li>6. Develop System Verilog constrained random test environment.</li> </ol> |                                      |                  |   |   |   |
| <b>Module:1</b>  | <b>PERL</b>                          | <b>7 hours</b>   |   |   |   |
| Introduction – Scalar Data – Lists and Arrays – Control Structures - Subroutines – Input and Output – Hashes - Regular Expressions - Directory Operations – Process Management – Packages and Modules – Applications.  |                                      |                  |   |   |   |
| <b>Module:2</b>  | <b>TCL</b>                           | <b>6 hours</b>   |   |   |   |
| An Overview of TCL and Tk –Tcl Language syntax – Variables – Expressions – Lists – Control flow – procedures – Errors and exceptions – String manipulations – Accessing files- Processes. Applications – Controlling Tools – Basics of Tk – Applications.  |                                      |                  |   |   |   |
| <b>Module:3</b>  | <b>Verification Guidelines</b>       | <b>4 hours</b>   |   |   |   |
| Verification Process – Basic Testbench Functionality – Directed Testing – Constrained Random Stimulus – Functional Coverage – Testbench Components – Layered Testbench - Code coverage – Functional coverage.  |                                      |                  |   |   |   |
| <b>Module:4</b>  | <b>System Verilog Basics</b>         | <b>7 hours</b>   |   |   |   |
| Introduction to System Verilog – Literal values-data Types – Arrays – Array methods – Creating new types with typedef – user defined structures – Enumerated types – Packages – operators – expressions – Procedural statements and control flow – Processes in System Verilog – Task and functions – Routine arguments – Returning from a routine.  |                                      |                  |   |   |   |
| <b>Module:5</b>  | <b>Basic OOPS</b>                    | <b>6 hours</b>   |   |   |   |
| OOP Terminology - Creating Object - object deallocation - copying objects - static variables - Global variables – Inheritance – Polymorphism.  |                                      |                  |   |   |   |
| <b>Module:6</b>  | <b>Randomization</b>                 | <b>4 hours</b>   |   |   |   |

|  |   |            |                 |
|--|---|------------|-----------------|
| Need for Randomization – Randomization in System Verilog – Constraint Details – Solution Probabilities – Controlling Multiple Constraint Blocks – Valid Constraints – In-line Constraints – Common Randomization Problems. |   |            |                 |
| <b>Module:7</b>  | <b>Connecting Test bench and Design</b>   |            | <b>9 hours</b>  |
| Program – Interface - Stimulus timing - Module interactions - Connecting together - Development of self-checking test environment – Generator – Transactor – Driver – Monitor – Checker – Scoreboard.                      |   |            |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>  |            | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations  |   |            |                 |
| <b>Total hours:</b>  |   |            | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |            |                 |
| 1.   | Curtis Poe, Beginning Perl, 2012, First Edition, Wiley.   |            |                 |
| 2.   | Clif Flynt, Tcl/Tk A Developer's Guide, 2012, Third Edition, Elsevier.  |            |                 |
| 3.   | Ashok B. Mehta, Introduction to System Verilog, 202, First Edition, Springer.   |            |                 |
| <b>Reference Books</b>   |   |            |                 |
| 1.   | Larry Wall, Tom Christiansen, John Orwant, Programming PERL, 2012, Fourth Edition, Oreilly Publications.  |            |                 |
| 2.   | John K. Ousterhout, Ken Jones, Tcl and the Tk Toolkit, 2010, Second Edition, Pearson Education.   |            |                 |
| 3.   | Christian B Spear, System Verilog for Verification: A guide to learning the Test bench language features, 2012, Third Edition, Springer publications. |            |                 |
| 4.   | Quan Nguyen, CAD Scripting Languages: A collection of Perl, Ruby, Python, TCL & SKILL scripts, 2008, Ramacad.   |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |   |            |                 |
| Recommended by Board of Studies  |   | 03-11-2023 |                 |
| Approved by Academic Council   |   | No. 72     | Date 13-12-2023 |

| Course Code   | Course Title   | L                | T    | P          | C               |
|---|--|------------------|------|------------|-----------------|
| BEVD205P  | Scripting Languages and Verification Lab   | 0                | 0    | 2          | 1               |
| Pre-requisite   | BECE102L, BECE102P   | Syllabus version |      |            |                 |
|   |  | 1.0              |      |            |                 |
| <b>Course Objectives:</b>   |  |                  |      |            |                 |
| This course is aimed to:  |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Write Perl, TCL and Python scripts in the LINUX environment.</li> <li>2. Write testbench using System Verilog.</li> <li>3. Develop class based testbench using System Verilog.</li> </ol> |  |                  |      |            |                 |
| <b>Course Outcome:</b>  |  |                  |      |            |                 |
| After completion of the course the student will be able to:   |  |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Develop scripts for Automation.</li> <li>2. Develop System Verilog constrained random test environment.</li> </ol>  |  |                  |      |            |                 |
| <b>Indicative Experiments</b>   |  |                  |      |            |                 |
| 1.  | Write a script which reads a verilog design module and identifies whether it is a sequential or combinational design. Accordingly, the perl script should generate the testbench file in verilog. Also, the input vectors from the testbench should be in a randomized fashion.  | 6 hours          |      |            |                 |
| 2.  | Write a script that reads a set of log files from different simulation directories and generates a consolidated report in .xls format which should contain the information of the test name, status and error messages. If the test is indicated as successful in the log file, the status in the report should be as "TEST PASSED" and if the test is unsuccessful, then the report should display the status as "TEST FAILED". | 4 hours          |      |            |                 |
| 3.  | Write a TCL Script which when executed should automatically compile your design modules and testbench modules and then perform the simulation. If the simulation is successful, then the script should synthesize the design module. The TCL script should also create a separate directory to dump the log files and a separate directory to write the netlist file.  | 4 hours          |      |            |                 |
| 4.  | Develop System Verilog task based Verification environment for a DUT (Router/APB/AHB).   | 8 hours          |      |            |                 |
| 5.  | Develop System Verilog class based Verification environment for a DUT (Router/APB/AHB).  | 8 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>   |  |                  |      |            | <b>30 hours</b> |
| Mode of Evaluation: Continuous Assessment and Final Assessment Test   |  |                  |      |            |                 |
| Recommended by Board of Studies   |  | 03-11-2023       |      |            |                 |
| Approved by Academic Council  |  | No. 72           | Date | 13-12-2023 |                 |

| Course Code   | Course Title                                     | L                | T | P | C |
|---|--|------------------|---|---|---|
| BEVD206L  | Semiconductor Device Modelling                   | 2                | 0 | 0 | 2 |
| Pre-requisite   | BEVD201L   | Syllabus version |   |   |   |
|   |  | 1.0              |   |   |   |
| <b>Course Objectives</b>  |  |                  |   |   |   |
| This course is aimed to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Introduce students to TCAD simulation and Compact Modelling of Semiconductor Devices</li> <li>2. Introduce the students to the fundamentals of Semiconductors and Device Physics and the operation of Junction Diodes and MOSFETs.</li> <li>3. Introduce the students to SPICE models for MOSFETs and Diodes.</li> <li>4. Introduce the students to multigate transistors (FINFETs) and their SPICE models e.g. BSIM-CMG and BSIM-IMG.</li> </ol>   |  |                  |   |   |   |
| <b>Course Outcomes</b>  |  |                  |   |   |   |
| After completion of the course, the student will be able to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the semiconductor physics and carrier transport mechanism in semiconductors and model the P-N Junction Diode.</li> <li>2. Understand the physics of MOSFETs and equivalent circuit models for MOSFETs</li> <li>3. Understand Technology Computer-Aided Design (TCAD) tools and simulate the electrical characteristics of various semiconductor devices using these tools.</li> <li>4. Understand the Compact modelling and model the MOSFETs using SPICE Level-1, Level-2, and Level-3 models.</li> <li>5. Model the MOSFETs using industry-standard BSIM3 and BSIM4 MOSFET SPICE Models and FINFETs using BSIM CMG and BSIM IMG models.</li> <li>6. Model the FINFETs using BSIM CMG and BSIM IMG models.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>   | <b>PN Junction Diode and Schottky Diode</b>      | <b>5 hours</b>   |   |   |   |
| Review of semiconductor Physics and Carrier transport in semiconductors, P-N Junction Diode-DC Current-Voltage Characteristics, P-N Diode-Static Model, Large-Signal Model, Small- Signal Model, SPICE Models of p-n diode.   |  |                  |   |   |   |
| <b>Module:2</b>   | <b>MOS Transistor Theory</b>                     | <b>4 hours</b>   |   |   |   |
| MOS Transistor-Small signal modelling for low frequency and High frequency, Pao-Sah and Brews models; Short channel effects in MOS transistors, Narrow width effects, MOSFET scaling  |  |                  |   |   |   |
| <b>Module:3</b>   | <b>Introduction to TCAD Simulation</b>           | <b>4 hours</b>   |   |   |   |
| Introduction to Technology Computer-Aided Design (TCAD) tools, Carrier Transport Models-Drift Diffusion model, Energy Balance model, Hydrodynamic Model.  |  |                  |   |   |   |
| <b>Module:4</b>   | <b>Introduction to compact modelling</b>         | <b>4 hours</b>   |   |   |   |
| Introduction to compact modelling, Motivation for Compact Modelling, MOSFET-SPICE Level 1, Level 2 and Level 3 Models and model parameters.   |  |                  |   |   |   |
| <b>Module:5</b>   | <b>SPICE Models for Semiconductor Devices-I</b>  | <b>6 hours</b>   |   |   |   |
| SPICE Models for Semiconductor Devices: MOSFET- BSIM3 model parameters, BSIM CMG and BSIM IMG models.   |  |                  |   |   |   |
| <b>Module:6</b>   | <b>SPICE Models for Semiconductor Devices-II</b> | <b>3 hours</b>   |   |   |   |
| SPICE Models for Semiconductor Devices: MOSFET- BSIM4 Model parameters  |  |                  |   |   |   |
| <b>Module:7</b>   | <b>Multigate FETs and FINFETs</b>                | <b>2 hours</b>   |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
| Multigate transistors, FINFETs and GAA devices   |   |                             |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>              |                 |
| Guest lecture from Industries and R & D Organizations  |   |                             |                 |
|  |   | <b>Total Lecture hours:</b> | <b>30 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | B. G. Streetman and S. Banerjee, Solid State Electronic Devices, 2015, 7 <sup>th</sup> Edition, PHI Private Limited.                        |                             |                 |
| 2.   | A. B. Bhattacharyya, Compact MOSFET Models for VLSI Design, 2009, Wiley.  |                             |                 |
| 3.   | Chandan Kumar Sarkar, Technology Computer Aided Design: Simulation for VLSI MOSFET, 2018, CRC Press.  |                             |                 |
| 4.   | T. A. Fjeldly, T. Ytterdal, and M. Shur, Introduction to Device Modelling and Circuit Simulation, 1998, John Wiley.                         |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | Donald A. Neamen, Semiconductor Physics, and Devices - Basic Principles, 2021, Indian Edition, McGraw Hill.                                 |                             |                 |
| 2.   | R. F. Pierret, Semiconductor Device Fundamentals, 2006, Pearson.  |                             |                 |
| 3.   | Samar K. Saha, Compact Models for Integrated Circuit Design: Conventional Transistors and Beyond, 2017, 1 <sup>st</sup> edition, CRC Press. |                             |                 |
| 4.   | G. Massobrio and P. Antognetti, Semiconductor Device modeling with SPICE, 2010, 2nd Edition, TMH.   |                             |                 |
| 5.   | Y. P. Tsividis, Operation, and Modelling of the MOS Transistor, 1987, McGraw-Hill.  |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test |   |                             |                 |
| Recommended by Board of Studies  |   | 03-11-2023                  |                 |
| Approved by Academic Council   |   | No. 72                      | Date 13-12-2023 |

| Course Code  | Course Title  | L                | T    | P          | C               |
|--|---|------------------|------|------------|-----------------|
| BEVD206P   | Semiconductor Device Modelling Lab  | 0                | 0    | 2          | 1               |
| Pre-requisite  | BEVD201L  | Syllabus version |      |            |                 |
|  |   | 1.0              |      |            |                 |
| <b>Course Objectives</b>   |   |                  |      |            |                 |
| This course is aimed to:   |   |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Introduce TCAD Simulation and SPICE modelling of Semiconductor Devices</li> <li>2. Introduce with SPICE model parameter extraction for diodes.</li> <li>3. Introduce with SPICE model parameter extraction for MOSFETs, and FINFETs</li> </ol> |   |                  |      |            |                 |
| <b>Course Outcomes</b>   |   |                  |      |            |                 |
| After completion of the course, the student will be able to:   |   |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Create device structure and simulate the device characteristics using TCAD tools.</li> <li>2. Extract industry-standard SPICE models for diodes.</li> <li>3. Extract industry-standard SPICE models for MOSFETs.</li> </ol>                    |   |                  |      |            |                 |
| <b>Indicative Experiments</b>  |   |                  |      |            |                 |
| 1.   | (i) Introduction to TCAD tools<br>(ii) Creating p-n junction diode structure and simulating its I-V Characteristics using TCAD tools  | 4 hours          |      |            |                 |
| 2.   | Creating NMOS structure and simulation of $I_D-V_{GS}$ and $I_D-V_{DS}$ characteristics using TCAD tools and extraction of the following parameters<br>(i) Threshold voltage extraction<br>(ii) Subthreshold slop extraction<br>(iii) DIBL extraction<br>(iv) Body coefficient extraction<br>(v) Substrate and gate current extraction<br>(vi) Breakdown voltage extraction<br>(vii) Short channel device current | 4 hours          |      |            |                 |
| 3.   | FinFET structure creation and extraction of DC parameters and AC parameters   | 4 hours          |      |            |                 |
| 4.   | i) Introduction to SPICE tools<br>ii) Level 1 Diode Model Extraction  | 2 hours          |      |            |                 |
| 5.   | MOSFET-SPICE level-1, Level-2 and Level-3 Model Extraction  | 4 hours          |      |            |                 |
| 6.   | MOSFET- BSIM3 MOSFET Model Extraction   | 4 hours          |      |            |                 |
| 7.   | MOSFET-BSIM-CMG and BSIM-IMG Model parameter extraction   | 4 hours          |      |            |                 |
| 8.   | BSIM4/BSIM-BULK MOSFET Model Extraction   | 4 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>  |   |                  |      |            | <b>30 hours</b> |
| Mode of Evaluation: Continuous Assessment and Final Assessment Test  |   |                  |      |            |                 |
| Recommended by Board of Studies  |   | 03-11-2023       |      |            |                 |
| Approved by Academic Council   |   | No. 72           | Date | 13-12-2023 |                 |

| Course Code  | Course Title                              | L                | T | P | C              |
|--|---|------------------|---|---|----------------|
| BEVD207L   | Computer Architecture                     | 3                | 0 | 0 | 3              |
| Pre-requisite  | NIL                                       | Syllabus version |   |   |                |
|  |   | 1.0              |   |   |                |
| <b>Course Objectives:</b>  |   |                  |   |   |                |
| This course is aimed to:   |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Learn the basic structure and operations of a computer.</li> <li>2. Learn the arithmetic and logic unit and implementation of fixed-point and floating-point arithmetic units.</li> <li>3. Understand parallelism and multi-core processors.</li> <li>4. Understand the memory hierarchies, cache memories and virtual memories.</li> </ol>  |   |                  |   |   |                |
| <b>Course Outcomes:</b>  |   |                  |   |   |                |
| After completion of the course the student will be able to:  |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Understand the basic structure of computers, operations, and instructions.</li> <li>2. Understand the arithmetic and logic unit and implementation of fixed-point and floating-point arithmetic units.</li> <li>3. Understand the various memory systems.</li> <li>4. Understand the processor design control unit.</li> <li>5. Understand parallel processing and pipelined execution.</li> <li>6. Comprehend the methods of performance enhancement techniques such as pipelining and their hazards, Scalar and Vector processing architectures, and Multiprocessing techniques like SMP.</li> </ol> |   |                  |   |   |                |
| <b>Module:1</b>  | <b>Overview of Computer Architectures</b> |                  |   |   | <b>5 hours</b> |
| Organization vs. Architecture – Defining Computer Architecture, Flynn's Classification of Computers – Metrics for Performance Measurement – Von-Neumann vs. Harvard architectures.   |   |                  |   |   |                |
| <b>Module:2</b>  | <b>Arithmetic Operations in Computer</b>  |                  |   |   | <b>5 hours</b> |
| Addition and Subtraction – Multiplication – Division – Floating Point Representation – Floating Point Operations.  |   |                  |   |   |                |
| <b>Module:3</b>  | <b>Memory Hierarchy Design</b>            |                  |   |   | <b>8 hours</b> |
| Semiconductor memories – Memory cells – SRAM and DRAM cell, Cache memory unit – Concept of cache memory – Mapping methods – Organization of a cache memory unit – Fetch and write mechanisms, Memory management unit – Concept of virtual memory, Address translation.   |   |                  |   |   |                |
| <b>Module:4</b>  | <b>Processor Control Unit</b>             |                  |   |   | <b>6 hours</b> |
| Machine instructions – Operands – Addressing modes – Instruction formats, Instruction set architectures – CISC and RISC architectures – Instruction Cycle, Control Unit – organization and operation of control Unit – Hardwired and Micro programmed control Unit.  |   |                  |   |   |                |
| <b>Module:5</b>  | <b>Instruction Level Parallelism</b>      |                  |   |   | <b>8 hours</b> |
| Instruction-level Parallelism – Concepts and Challenges, Basic Compiler Techniques for Exposing ILP – Reducing Branch Costs with Advanced Branch Prediction – Dynamic Scheduling – Advanced Techniques for Instruction Delivery  |   |                  |   |   |                |

|   |  |                                      |                 |
|---|--|--------------------------------------|-----------------|
| and Speculation – Limitations of ILP, Multithreading-Exploiting Thread-Level Parallelism to Improve Uniprocessor Throughput.  |  |                                      |                 |
| <b>Module:6 Thread Level Parallelism</b>  |  | <b>6 hours</b>                       |                 |
| Introduction, Shared-Memory Architecture – Performance Metrics for Shared-Memory Multicore Systems – Distributed Shared-Memory and Directory-Based Coherence, Cache Coherence Protocols – Synchronization – Memory Consistency. |  |                                      |                 |
| <b>Module:7 Data Level Parallelism</b>  |  | <b>5 hours</b>                       |                 |
| Vector architectures – SIMD architectures, Graphics Processing Units – Graphics processing units (GPUs) – GPU Memory Hierarchy, Detecting and Enhancing Loop Level Parallelism.   |  |                                      |                 |
| <b>Module:8 Contemporary Issues</b>   |  | <b>2 hours</b>                       |                 |
| Guest lecture from Industries and R & D Organizations   |  |                                      |                 |
|   |  | <b>Total Lecture hours: 45 hours</b> |                 |
| <b>Text Book(s)</b>   |  |                                      |                 |
| 1.  | J.L. Hennessy and D.A. Patterson, Computer Architecture: A Quantitative Approach, 2017, 6 <sup>th</sup> Edition, Morgan Kauffmann.         |                                      |                 |
| 2.  | Harris, Sarah L., and David Harris, Digital design and computer architecture RISC-V Edition, 2021, Morgan Kauffmann.                       |                                      |                 |
| <b>Reference Books</b>  |  |                                      |                 |
| 1.  | Kirk DB and Wen-Mei WH, Programming massively parallel processors: a hands-on approach, 2022, 4 <sup>th</sup> Edition, Morgan Kauffmann.   |                                      |                 |
| 2.  | David A. Patterson and John L. Hennessy, Computer Organization and Design RISC-V Edition, 2021, 2 <sup>nd</sup> Edition, Morgan Kauffmann. |                                      |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |  |                                      |                 |
| Recommended by Board of Studies   |  | 03-11-2023                           |                 |
| Approved by Academic Council  |  | No. 72                               | Date 13-12-2023 |

| Course Code  | Course Title | L                | T | P | C |
|--|--------------|------------------|---|---|---|
| BEVD301L   | ASIC Design  | 3                | 0 | 0 | 3 |
| Pre-requisite  | BECE102L     | Syllabus Version |   |   |   |
|  |              | 1.0              |   |   |   |
| <b>Course Objectives</b>   |              |                  |   |   |   |
| This course is aimed to:   |              |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the RTL synthesis Flow with respect to different cost functions.</li> <li>2. Understand the concepts of design for testability.</li> <li>3. Analyse Static Timing requirements for ASIC design.</li> <li>4. Discuss the guidelines at each abstraction level in physical design.</li> <li>5. Understand the importance of physical design verification.</li> </ol>  |              |                  |   |   |   |
| <b>Course Outcomes</b>   |              |                  |   |   |   |
| After completion of the course the student will be able to:  |              |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Synthesize the given design by considering various constraints and to optimize the same.</li> <li>2. Perform the DFT techniques for the netlist.</li> <li>3. Understand various timing parameters and perform Static Timing Analysis for ASIC design.</li> <li>4. Compare OCV modelling techniques.</li> <li>5. Perform physical design by adhering to guidelines.</li> <li>6. Understand the importance of physical design verification.</li> </ol> |              |                  |   |   |   |
| <b>Module:1 ASIC Design Methodology &amp; Design Flow 4 hours</b>  |              |                  |   |   |   |
| Implementation Strategies for Digital ICs - Custom IC Design- Cell-based Design Methodology - Array based implementation approaches - Traditional and Physical Compiler based ASIC Flow.   |              |                  |   |   |   |
| <b>Module:2 RTL Synthesis 8 hours</b>  |              |                  |   |   |   |
| RTL synthesis Flow – Review of RTL Coding style - Synthesis Design Environment & Constraints – Architecture of Logic Synthesizer - Technology Library Basics– Components of Technology Library –Synthesis Optimization- Technology independent and Technology dependent synthesis- Formal Verification – LEC.  |              |                  |   |   |   |
| <b>Module:3 Design for Testability 5 Hours</b>   |              |                  |   |   |   |
| Fault Models - Fault Simulation - Test Generations- ATPG - Design for Testability Scan based testing and logic BIST.   |              |                  |   |   |   |
| <b>Module:4 Basic Static Timing Analysis 7 hours</b>   |              |                  |   |   |   |
| Timing Parameter Definition – Setup Timing Check- Hold Timing Check- Multicycle Paths- Half-Cycle Paths- False Paths – Clock Gated Path.   |              |                  |   |   |   |
| <b>Module:5 Advanced Static Timing Analysis 5 hours</b>  |              |                  |   |   |   |
| Clock skew optimization – On-Chip Variations- AOCV-POCV-Time Borrowing- Setup and Hold Violation Fixing, Clock Domain Crossing (CDC) – Synchronization Techniques.   |              |                  |   |   |   |
| <b>Module:6 Physical Design 8 hours</b>  |              |                  |   |   |   |
| Detailed steps in Physical Design Flow- Guidelines for Floor plan, Placement, CTS  |              |                  |   |   |   |

|  |  |                     |                 |
|--|--|---------------------|-----------------|
| and routing– ECO flow – Signal Integrity Issues – CrossTalk - Timing Closure Techniques.   |  |                     |                 |
| <b>Module:7 Physical Design Verification</b>   |  | <b>6 hours</b>      |                 |
| Timing Sign-off, Physical Verification – Sign-off DRC and LVS, ERC, IR Drop Analysis, Antenna Checks, Electro-Migration Analysis and ESD Analysis. |  |                     |                 |
| <b>Module:8 Contemporary Issues</b>  |  | <b>2 hours</b>      |                 |
| Guest lecture from Industries and R & D Organizations  |  |                     |                 |
|  |  | <b>Total hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |                     |                 |
| 1  | Vaibbhav Taraate, ASIC Design and Synthesis RTL Design Using Verilog, 2021, 1 <sup>st</sup> Edition, Springer, Singapore.                                      |                     |                 |
| 2  | J. Bhasker and Rakesh Chadha, Static Timing Analysis for Nanometer Designs, 2010, 1 <sup>st</sup> Edition, Springer, USA.                                      |                     |                 |
| 3  | Andrew B. Kahng, VLSI Physical Design: From Graph Partitioning to Timing Closure, 2022, 2 <sup>nd</sup> Edition, Springer.                                     |                     |                 |
| <b>Reference Books</b>   |  |                     |                 |
| 1  | Khosrow Golshan, Physical Design Essentials: An ASIC Design Implementation Perspective, 2010, 1 <sup>st</sup> Edition, Springer.                               |                     |                 |
| 2  | Michael John Sebastian Smith, Application-Specific Integrated Circuits, 2010, 1 <sup>st</sup> Edition, Addison Wesley.   |                     |                 |
| 3  | M. Bushnell, Vishwani Agrawal - Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, 2006, 1 <sup>st</sup> Edition, Springer. |                     |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |  |                     |                 |
| Recommended by Board of Studies  |  | 05-11-2024          |                 |
| Approved by Academic Council   |  | No. 76              | Date 27-11-2024 |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD301P   | ASIC Design Lab  | 0                | 0 | 2 | 1 |
| Pre-requisite  | BECE102L   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| 1. Apply theoretical knowledge gained in the ASIC Design course and get hands-on experience of the topics. |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| At the end of the course the student will be able to:  |  |                  |   |   |   |
| 1. Design, simulate and synthesize complex digital system.   |  |                  |   |   |   |
| 2. Analyse and fix the timing violations.  |  |                  |   |   |   |
| 3. Design ASIC based digital systems using industry standard EDA tools.                                    |  |                  |   |   |   |
| <b>Indicative Experiments (For Complex Designs)</b>  |  |                  |   |   |   |
| 1.   | Design of Digital Architecture for given specification<br>Develop an architecture for simple bidirectional 2-wire bus for efficient inter-IC control, called the Inter-IC or I2C bus. Only two bus lines are required: a serial data line (SDA) and a serial clock line (SCL). Serial, 8-bit oriented, bidirectional data transfers can be made at up to 100 kbit/s in Standard-mode, up to 400 kbit/s in Fast-mode.   | 4 hours          |   |   |   |
| 2.   | Logical Synthesis of Digital Architecture<br>Defining the RTL synthesis for technology specific libraries, design rule constraints and design optimization constraints. Given that you have RVT, LVT, LVT cell flavors available, what all flavors of cells do you want to use for synthesis. Along with DFT techniques.<br>After running synthesis, suppose you are seeing lot of setup (max_delay) timing violations, how will you debug. What could be the reasons for the violations.  | 8 hours          |   |   |   |
| 3.   | Netlist Optimization and GLS and Formal Verification<br>The basic strategies are design parameter-oriented optimization (timing, power, area). For hierarchical designs bottom-up and top-down strategies to be applied. In this lab timing, power and area focused optimization strategies are applied.   | 6 hours          |   |   |   |
| 4.   | Physical Synthesis of Digital Architecture<br>i) Create a floorplan such that<br>Utilization of the core area of the design is 40% - 60%.<br>Die-edge to core-edge space is equal to the 1um<br>Place all ports on left edge of the floor planned design in M4/M5 layers (based on preferred direction) and change the placement status of the ports to fixed.<br>Place all macros following all floorplan guidelines<br>Put power mesh in top two layers connected to the std-cell rails.<br>Let the width of straps be 1um and set-to-set spacing at 7um.<br>ii) Create a placement such that<br>Insert End-cap cells, tap-cells, IO port buffers. Place tap cells such that on every row, nwell/pwell will be tied to pwr/gnd respectively at no farther than 17um. | 8 hours          |   |   |   |

|  |   |                 |
|--|---|-----------------|
|  | <p>Place the design using congestion driven placement with high effort as the option. Perform global route if tool has not done this already.</p> <p>iii) Perform the optimization such that<br/> Apply below flat derates for both net and cell and dump timing report with paths having slack worse than -100ps with the report having derates, input transition, nets as options. Keep the report in assignment.<br/> a) Late = 7%<br/> b) Early = 5%<br/> Reset the above applied derates and now dump a timing report with paths having slack worse than -100ps with the report having derates, input transition, nets as options. Keep the report in assignment. if any DRC and timing violations, try to fix manually and give the report.</p> <p>iv) Perform a CTS and routing after CTS such that<br/> You will have to do 2 different CTS experiments (Only clock tree synthesis and clock routing to be done. No timing optimization to be done) using the placed database you used in your lab. For each of the experiments, use M6 &amp; M7 as clock routing layers. Clock cells to be used in each case/experiment are given below.<br/> Case 1: Use only clock INVERTER cells with all drive strengths and route the clock tree with double width and double-spacing routing rules.<br/> Case 2: Use only clock BUFFER cells with all drive strengths and route the clock tree with double width and triple spacing routing rules.</p> |                 |
| 5.   | Physical Verification of Digital Architecture Timing ECO Flow<br>report _analysis_coverage in both corners with parasitics (.spef)<br>report _analysis_coverage in both corners with parasitics (.spef) after fixing violations<br>timing_eco script to fix violations<br>report_qor after place and route using timing_eco.<br>if any DRC and timing violations, try to fix manually and give the report.  | <b>4 hours</b>  |
| <b>Total Laboratory Hours</b>  |   | <b>30 hours</b> |
| Mode of Assessment: Continuous Assessment Test and Final Assessment Test |   |                 |
| Recommended by Board of Studies  | 05-11-2024  |                 |
| Approved by Academic Council   | No. 76  | Date 27-11-2024 |

| Course Code  | Course Title                                 | L                | T | P | C              |
|--|--|------------------|---|---|----------------|
| BEVD302L   | Principles of Communication Systems          | 3                | 0 | 0 | 3              |
| Pre-requisite  | NIL  | Syllabus Version |   |   |                |
|  |  | 1.0              |   |   |                |
| <b>Course Objectives</b>   |  |                  |   |   |                |
| This course is aimed to:   |  |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Explore the basic building blocks of analog and digital communication systems.</li> <li>2. Explain the need for modulation and describe the concepts of amplitude and angle modulation schemes.</li> <li>3. Understand the concepts of baseband and passband communication.</li> <li>4. Apply source Coding and Channel Coding techniques in digital communication.</li> </ol>   |  |                  |   |   |                |
| <b>Course Outcomes</b>   |  |                  |   |   |                |
| After completion of the course the student will be able to:  |  |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Comprehend the elements of electronic communication systems.</li> <li>2. Understand the concepts of amplitude modulation and angle modulation.</li> <li>3. Comprehend the sampling and quantization process to recover the original signal.</li> <li>4. Analyze the performance of various waveform and Line coding techniques.</li> <li>5. Analyze various passband communication techniques.</li> <li>6. Examine various source coding and channel coding techniques.</li> </ol> |  |                  |   |   |                |
| <b>Module:1</b>  | <b>Introduction to Communication Systems</b> |                  |   |   | <b>5 hours</b> |
| Block diagram of communication system, Types of Communication systems, Modulation – Need for modulation- Types of modulation -Electromagnetic Spectrum for communication systems, Concept of bandwidth, Introduction to Noise and its types, Signal-to-Noise ratio, Noise Figure.  |  |                  |   |   |                |
| <b>Module:2</b>  | <b>Amplitude Modulation</b>                  |                  |   |   | <b>6 hours</b> |
| Elements of Analog Communication System-Amplitude Modulation (AM) – frequency spectrum of AM– Power in AM wave – Generation of AM signal. AM demodulation - Envelope detector and Coherent detector.   |  |                  |   |   |                |
| <b>Module:3</b>  | <b>Angle Modulation</b>                      |                  |   |   | <b>6 hours</b> |
| Principle of Frequency Modulation (FM) and Phase Modulation (PM) – Relation between FM and PM – Frequency Spectrum of FM – Transmission Bandwidth of FM– Narrow band and Wide band FM. Generation of FM- Direct method -Indirect Method. FM detectors – Phase discriminators – Ratio detectors - Phase Locked Loop (PLL). Pre-emphasis and De-emphasis.  |  |                  |   |   |                |
| <b>Module:4</b>  | <b>Baseband Digital Transmission</b>         |                  |   |   | <b>7 hours</b> |
| Elements of Digital Communication System - Sampling –Types of sampling, Nyquist rate, Quantization, Encoding, Pulse Digital Modulation Techniques- PCM, DPCM, and DM. Introduction to Line coding techniques and types, Representation of line codes – Unipolar, Polar, Bipolar using NRZ and RZ, Manchester, Polar Quaternary codes, Differential encoding, Properties and applications of line codes.  |  |                  |   |   |                |
| <b>Module:5</b>  | <b>Passband Digital Communication</b>        |                  |   |   | <b>7 hours</b> |
| Digital modulation Techniques- Advantages of Digital modulation Techniques over Analog modulation schemes, Generation and Detection of various digital modulation  |  |                  |   |   |                |

|  |  |                             |                 |
|--|--|-----------------------------|-----------------|
| schemes - ASK, FSK, PSK, QPSK. Comparison of Binary and M-ary modulation techniques.   |  |                             |                 |
| <b>Module:6</b>  | <b>Source Coding</b>   | <b>6 hours</b>              |                 |
| Shannon's information capacity theorem, Source coding theorem. Data compression using Shannon Fano coding and Huffman coding.  |  |                             |                 |
| <b>Module:7</b>  | <b>Channel Coding</b>  | <b>6 hours</b>              |                 |
| Channel Coding Theorem. Error control coding: Linear Block codes, Cyclic Codes, Convolutional Codes- Code tree, State diagram. |  |                             |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   | <b>2 hours</b>              |                 |
| Guest lecture from Industries and R & D Organizations  |  |                             |                 |
|  |  | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |                             |                 |
| 1.   | Kennedy," Electronic Communication Systems", 2011, 5 <sup>th</sup> Edition, Mc Graw Hill Publications.                         |                             |                 |
| 2.   | Simon Haykin, Digital Communications, 2013, 1 <sup>st</sup> Edition, John Wiley, India.  |                             |                 |
| <b>Reference Books</b>   |  |                             |                 |
| 1.   | Bernard Sklar and Fredric J. Harris "Digital Communications – Fundamentals and applications", 2020, Third Edition, Pearson.    |                             |                 |
| 2.   | Simon Haykins, Michael Moher," Introduction to Analog and Digital Communications", 2006, Second Edition, Wiley.                |                             |                 |
| 3.   | K.Sam Shanmugam," Digital and Analog Communication Systems", 2012, Wiley.  |                             |                 |
| 4.   | Hwei Hsu, Debjani Mitra, "Analog and Digital Communications", Schaum series, 2009, Tata McGraw Hill Education Private Limited. |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test                             |  |                             |                 |
| Recommended by Board of Studies  |  | 03-11-2023                  |                 |
| Approved by Academic Council   |  | No. 72                      | Date 13-12-2023 |

| Course Code  | Course Title                | L                | T | P | C              |
|--|-----------------------------|------------------|---|---|----------------|
| BEVD303L   | CAD for IC Design           | 3                | 0 | 0 | 3              |
| Pre-requisite  | NIL                         | Syllabus Version |   |   |                |
|  |                             | 1.0              |   |   |                |
| <b>Course Objectives</b>   |                             |                  |   |   |                |
| This course is aimed to:   |                             |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Provide the fundamentals of graph theory, graph algorithms and their application to VLSI design automation and basic understanding of computational complexity of algorithms.</li> <li>2. Comprehensive understanding of algorithms related to partitioning, chip planning, placement, routing of modules and clock signal and provide basic understanding of timing-driven placement, routing and physical synthesis.</li> <li>3. Provide basics of the use of machine learning in VLSI computer aided design.</li> </ol>   |                             |                  |   |   |                |
| <b>Course Outcomes</b>   |                             |                  |   |   |                |
| At the end of the course students will be able to:   |                             |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Estimate the complexity of algorithms, understand the general classes of computational problems and graph algorithms.</li> <li>2. Develop the partition for the given design.</li> <li>3. Develop and change the floorplans in an abstract manner and use computer algorithms to make large and optimized floorplans.</li> <li>4. Create optimized module placement on silicon chips and perform the routing of the modules and clock signal using algorithms.</li> <li>5. Understand timing analysis and relevant optimizations in placement, routing and netlist restructuring.</li> <li>6. Understand the use of machine learning in VLSI computer aided design.</li> </ol> |                             |                  |   |   |                |
| <b>Module:1</b>  | <b>Introduction</b>         |                  |   |   | <b>8 hours</b> |
| VLSI CAD Abstraction Levels, Algorithms and Complexity, Graph Theory Terminology, Graph Traversal/Search- Breadth First Search, Depth First Search, Topological Ordering, Minimum Spanning Tree- Kruskal's Algorithm, Prim's Algorithm, Shortest Paths in Graphs- Dijkstra's Algorithm, Preliminary Taxonomy for Machine Learning in VLSI CAD.   |                             |                  |   |   |                |
| <b>Module:2</b>  | <b>Circuit Partitioning</b> |                  |   |   | <b>6 hours</b> |
| Problem Formulation, Approaches to Partitioning Problem- Kernighan-Lin Algorithm (Weighted), Fiduccia Mattheyses Heuristic, Simulated Annealing.   |                             |                  |   |   |                |
| <b>Module:3</b>  | <b>Chip Planning</b>        |                  |   |   | <b>7 hours</b> |
| Problem Formulation, Approaches to Floor Planning Problem- Wong-Liu algorithm, Stockmeyer.   |                             |                  |   |   |                |
| <b>Module:4</b>  | <b>Placement</b>            |                  |   |   | <b>5 hours</b> |
| Problem Definition, Cost Functions and Constraints, Approaches to Placement- Min-cut Heuristic, Analytic Placement, Machine Learning for Datapath Placement  |                             |                  |   |   |                |
| <b>Module:5</b>  | <b>Routing</b>              |                  |   |   | <b>8 hours</b> |
| Problem Definition, Cost Functions and Constraints, Maze Routing Algorithms- Lee Algorithm, Power and Ground Routing, Global Routing- Routing Regions, Sequential Global Routing, Channel Routing- Problem Definition, Left-Edge Algorithm, Dogleg Algorithm, Switchbox Routing, Machine Learning for Routability-Driven Placement.  |                             |                  |   |   |                |
| <b>Module:6</b>  | <b>Specialized Routing</b>  |                  |   |   | <b>5 hours</b> |
| Introduction to Area Routing, Net Ordering in Area Routing, Non-Manhattan Routing,   |                             |                  |   |   |                |

|  |  |                |                                      |
|--|--|----------------|--------------------------------------|
| Basic Concepts in Clock Networks, Modern Clock Tree Synthesis, Machine Learning for Clock Optimization.          |  |                |                                      |
| <b>Module:7</b>  | <b>Timing Closure</b>  | <b>4 hours</b> |                                      |
| Timing Analysis and Performance Constraints, Timing-Driven Placement, Timing-Driven Routing, Physical Synthesis. |  |                |                                      |
| <b>Module:8</b>  | <b>Contemporary issues:</b>  | <b>2 hours</b> |                                      |
| Guest lectures from Industries and R&D Organizations   |  |                |                                      |
|  |  |                | <b>Total Lecture hours: 45 hours</b> |
| <b>Text Book(s)</b>  |  |                |                                      |
| 1.   | Andrew B. Kahng, VLSI Physical Design: From Graph Partitioning to Timing Closure, 2022, 2 <sup>nd</sup> Edition, Springer.                         |                |                                      |
| 2.   | Sadiq M. Sait and Habib Youssef, VLSI Physical Design Automation: Theory and Practice, 1999, 1 <sup>st</sup> Edition, World Scientific Publishers. |                |                                      |
| 3.   | Ibrahim M. Elfadel, Duane S. Boning, and Xin Li, Machine learning in VLSI Computer-Aided Design, 2019, 1 <sup>st</sup> Edition, Springer.          |                |                                      |
| <b>Reference Books</b>   |  |                |                                      |
| 1.   | Sung Kyu Lim, Practical Problems in VLSI Physical Design Automation, 2011, 2 <sup>nd</sup> Edition, Springer.                                      |                |                                      |
| 2.   | Naveed A. Sherwani, Algorithms for VLSI Physical Design Automation, 2012, 2 <sup>nd</sup> Edition, Springer.                                       |                |                                      |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.              |  |                |                                      |
| Recommended by Board of Studies  |  | 05-11-2024     |                                      |
| Approved by Academic Council   |  | No. 76         | Date 27-11-2024                      |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD304L   | CMOS Analog IC Design  | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD204L, BEVD204P   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the relationships between devices and circuits.</li> <li>2. Analyze and design single-ended and differential IC amplifiers.</li> <li>3. Understand the feedback configurations.</li> <li>4. Emphasize the design of practical amplifiers, and their performance parameters tradeoffs.</li> </ol>  |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completion of the course, the student will be able to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the basic MOSFET operation, second order effects, and current sources</li> <li>2. Design single-stage, differential amplifiers, and analyse the performance with respect to frequency and noise</li> <li>3. Understand the feedback concepts.</li> <li>4. Design multistage amplifier.</li> <li>5. Understand frequency compensation techniques of op-amp and its stability analysis</li> <li>6. Understand the fundamentals of bandgap references</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>MOSFET Current Mirrors and Reference Circuits</b>         | <b>8 hours</b>   |   |   |   |
| Review of MOS Device Physics- MOS Device models, MOS Current Sources and Sinks, Current Mirror- Basic Current Mirrors, Cascode Current Mirrors, BiCMOS Circuits, Bandgap References.   |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Basic MOS amplifiers- frequency response and noise</b>    | <b>8 hours</b>   |   |   |   |
| Common Source stage, Common Gate stage, Common Drain stage, Cascode stage, Miller effect, Frequency response of Common Source stage, Common Gate stage, Common Drain stage, Cascode stage, Noise in single stage amplifiers.   |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Differential amplifiers- frequency response and noise</b> | <b>4 hours</b>   |   |   |   |
| Differential stage- Single-ended and Fully Differential operation, Basic Differential Pair- Frequency response of differential amplifier, Noise in differential amplifiers.  |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Feedback Amplifiers</b>                                   | <b>6 hours</b>   |   |   |   |
| Ideal feedback equation, Gain sensitivity, Effect of Negative Feedback on Distortion, Types of Feedback Amplifiers, Feedback configurations- voltage-voltage, current-voltage, current-current, voltage-current feedback.  |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Operational amplifiers</b>                                | <b>7 hours</b>   |   |   |   |
| Common mode Feedback circuits, op-amp CMRR requirements, Need for Single and Multistage amplifiers, Effect of loading in Differential stage. Performance Analysis- DC gain, Frequency response, Noise, Mismatch, Slew rate of cascode and two-stage op-amps, Fully Differential op-amps, Comparators.  |  |                  |   |   |   |
| <b>Module:6</b>  | <b>Stability and frequency compensation</b>                  | <b>6 hours</b>   |   |   |   |

|   |  |            |                 |
|---|--|------------|-----------------|
| Basic Concepts, Instability and the Nyquist Criterion, Effect of Pole Locations on Stability, Frequency Compensation- Concepts and Techniques for Frequency Compensation- Dominant pole, Miller Compensation, Compensation of Miller RHP Zero, Nested Miller, Compensation of two stage op-amp. |  |            |                 |
| <b>Module 7   Phase Locked Loop</b>   |  |            | <b>4 hours</b>  |
| Basic PLL and its dynamics, Charge-pump PLL, Non-ideal Effects in PLL.  |  |            |                 |
| <b>Module:8   Contemporary issues</b>   |  |            | <b>2 hours</b>  |
| Guest lectures from Industries and R&D Organizations  |  |            |                 |
| <b>Total Lecture hours:</b>   |  |            | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |            |                 |
| 1.  | Behzad Razavi, Design of Analog CMOS Integrated Circuits, 2017, 2 <sup>nd</sup> Edition, McGraw-Hill.                        |            |                 |
| 2.  | David Johns and Ken Martin, Analog Integrated Circuit Design, 2012, 2 <sup>nd</sup> Edition, John Wiley & Sons, Inc.         |            |                 |
| <b>Reference Books</b>  |  |            |                 |
| 1.  | Phillip E. Allen and Douglas R. Holberg, CMOS Analog Circuit Design, 2016, 2 <sup>nd</sup> Edition, Oxford University Press. |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |  |            |                 |
| Recommended by Board of Studies   |  | 05-11-2024 |                 |
| Approved by Academic Council  |  | No. 76     | Date 27-11-2024 |

| Course Code  | Course Title  | L                | T    | P          | C               |
|--|---|------------------|------|------------|-----------------|
| BEVD304P   | CMOS Analog IC Design Lab   | 0                | 0    | 2          | 1               |
| Pre-requisite  | BEVD204L, BEVD204P  | Syllabus Version |      |            |                 |
|  |   | 1.0              |      |            |                 |
| <b>Course Objectives</b>   |   |                  |      |            |                 |
| This course is aimed to:   |   |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Analyze and design single-ended and differential IC amplifiers.</li> <li>2. Understand the relationships between devices, and circuits</li> <li>3. Emphasize the design of practical amplifiers, and their performance parameters trade-offs.</li> <li>4. Understand noise analysis in single stage amplifiers.</li> </ol> |   |                  |      |            |                 |
| <b>Course Outcomes</b>   |   |                  |      |            |                 |
| At the end of the course the student will be able to:  |   |                  |      |            |                 |
| <ol style="list-style-type: none"> <li>1. Design and characterize single stage amplifiers, according to design specifications in industry standard EDA tool.</li> <li>2. Design and characterize differential amplifiers, according to design specifications in industry standard EDA tool.</li> </ol>   |   |                  |      |            |                 |
| <b>Indicative Experiments</b>  |   |                  |      |            |                 |
| 1.   | Simulation of MOSFET IV Characteristics, Second order parameters.                       | 2 hours          |      |            |                 |
| 2.   | Analysis and Design of Simple Current Mirror and Cascode Current Mirror.                | 2 hours          |      |            |                 |
| 3.   | Design of Single Stage Amplifiers- Common Source, Common Gate and Common Drain.         | 6 hours          |      |            |                 |
| 4.   | Analysis and Design of Differential Amplifier with resistive load.                      | 2 hours          |      |            |                 |
| 5.   | Analysis and Design of Differential Amplifier with Active load and Current Source Load. | 4 hours          |      |            |                 |
| 6.   | Layout of differential amplifier and post-layout simulation.                            | 6 hours          |      |            |                 |
| 7.   | Analysis and Design of Two-Stage op-amp with Frequency Compensation.                    | 6 hours          |      |            |                 |
| 8.   | Noise analysis of single stage amplifier.   | 2 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>  |   |                  |      |            | <b>30 hours</b> |
| Mode of Evaluation: Mode of Assessment: Continuous Assessment Test and Final Assessment Test   |   |                  |      |            |                 |
| Recommended by Board of Studies  |   | 05-11-2024       |      |            |                 |
| Approved by Academic Council   |   | No. 76           | Date | 27-11-2024 |                 |

| Course Code   | Course Title   | L                | T | P | C |
|---|--|------------------|---|---|---|
| BEVD305L  | VLSI Technology  | 3                | 0 | 0 | 3 |
| Pre-requisite   | BEVD101L   | Syllabus Version |   |   |   |
|   |  | 1.0              |   |   |   |
| <b>Course Objectives</b>  |  |                  |   |   |   |
| This course is aimed to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Introduce the fundamentals of VLSI manufacturing processes and technology.</li> <li>2. Understand the various patterning techniques and their limitations.</li> <li>3. Have a better understanding of thin film deposition and etching techniques.</li> <li>4. Have a conceptual knowledge of various metals used in gate and packaging.</li> </ol>   |  |                  |   |   |   |
| <b>Course Outcomes</b>  |  |                  |   |   |   |
| After the completion of the course, the student will be able to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the physics of the Crystal growth, wafer fabrication, and basic properties of silicon wafers.</li> <li>2. Learning lithography techniques and concepts of wafer exposure systems, types of resists etc.</li> <li>3. Understand Concepts of thermal oxidation and Si/SiO<sub>2</sub> interface, defects, and its quality measurements.</li> <li>4. Learn concepts of thin film deposition including Chemical Vapor Deposition and Physical vapor deposition.</li> <li>5. Understand the concept of etching.</li> <li>6. Understand back-end technology to define contacts, interconnect, gates, source and drain, and measurement techniques to ensure the quality of designs.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>   | <b>Introduction to Semiconductor Manufacturing and fabrication</b> | <b>5 hours</b>   |   |   |   |
| Introduction to Semiconductor Manufacturing and fabrication (Si, III-V devices), Clean Room types and standards, Crystal structure, Czochralski growth method, Wafer preparation, and defects.  |  |                  |   |   |   |
| <b>Module:2</b>   | <b>Lithography Process</b>   | <b>7 hours</b>   |   |   |   |
| The Photolithographic Process, Photomask Fabrication, Comparison between positive and negative Photoresists, Exposure Systems, Characteristics of Exposure Systems, Baking, and development, Mask making, E-beam Lithography, Nano imprint lithography.   |  |                  |   |   |   |
| <b>Module:3</b>   | <b>Thermal Oxidation of Silicon</b>                                | <b>6 hours</b>   |   |   |   |
| The Oxidation Process, Masking Properties of Silicon Dioxide, Technology of Oxidation, Characterization methods, Segregation, Interfacial dopant pileup, oxidation-enhanced diffusion, and dopant-defect interaction.   |  |                  |   |   |   |
| <b>Module:4</b>   | <b>Diffusion and Ion Implantation</b>                              | <b>6 hours</b>   |   |   |   |
| Basic concepts, Diffusion process and models, High energy and ultralow energy implantation, shallow junction formation & modeling, Electronic stopping, Damage production and annealing, RTA Process and dopant activation.   |  |                  |   |   |   |
| <b>Module:5</b>   | <b>Introduction to thin film deposition</b>                        | <b>8 hours</b>   |   |   |   |
| Chemical Vapour Deposition (CVD) and its types (thermal, plasma-enhanced, metal-organic), Thermal and e-beam evaporation, DC sputtering, RF sputtering, Atomic Layer Deposition (ALD), Molecular Beam Epitaxy (MBE), Electrodeposition.   |  |                  |   |   |   |
| <b>Module:6</b>   | <b>Etching</b>   | <b>5 hours</b>   |   |   |   |

|   |   |                             |                 |
|---|---|-----------------------------|-----------------|
| Wet etching, Plasma etching, RIE, Etching of materials used in VLSI.  |   |                             |                 |
| <b>Module:7</b>   | <b>Metallization and packaging</b>  | <b>6 hours</b>              |                 |
| Contacts, Vias, Multi-level Interconnects, Silicide gates and S/D regions, Reflow & planarization, Multi-chip modules, packaging and its types. |   |                             |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  | <b>2 hours</b>              |                 |
| Guest lecture from Industries and R & D Organizations   |   |                             |                 |
|   |   | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |                             |                 |
| 1.  | R.C. Jaeger, Introduction to microelectronic fabrication, 2 <sup>nd</sup> edition, 2013, Pearson.   |                             |                 |
| 2.  | J.D. Plummer, M. Deal, P.D. Griffin, Silicon VLSI Technology: Fundamentals, Practice, Modeling, 2009, 2 <sup>nd</sup> edition, Prentice Hall. |                             |                 |
| <b>Reference Books</b>  |   |                             |                 |
| 1.  | S.A. Campbell, Fabrication Engineering at the Micro- and Nanoscale, 2013, 4 <sup>th</sup> edition, Oxford University Press.                   |                             |                 |
| 2.  | S.K. Gandhi, VLSI fabrication principles, 2009, 2 <sup>nd</sup> edition, John Wiley & Sons inc.   |                             |                 |
| 3.  | S.M. Sze, VLSI Technology, 2017, 2 <sup>nd</sup> edition, Tata McGraw-Hill.   |                             |                 |
| 4.  | Shubham Kumar, Ankaj Gupta, Integrated Circuit Fabrication, 2021, 1 <sup>st</sup> edition, C.R.C Press.                                       |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |   |                             |                 |
| Recommended by Board of Studies   |   | 05-11-2024                  |                 |
| Approved by Academic Council  |   | No. 76                      | Date 27-11-2024 |

| Course Code  | Course Title  | L                | T    | P          | C               |
|--|---|------------------|------|------------|-----------------|
| BEVD305P   | VLSI Technology Lab   | 0                | 0    | 2          | 1               |
| Pre-requisite  | BEVD101L  | Syllabus Version |      |            |                 |
|  |   | 1.0              |      |            |                 |
| <b>Course Objectives</b>   |   |                  |      |            |                 |
| This course is aimed to:   |   |                  |      |            |                 |
| 1. Provide hands-on exposure to simulation/techniques used for VLSI device manufacturing.    |   |                  |      |            |                 |
| <b>Course Outcomes</b>   |   |                  |      |            |                 |
| After completion of the course, the student will be able to:                                 |   |                  |      |            |                 |
| 1. Gain hands-on experience in IC fabrication techniques and related simulation-based tools. |   |                  |      |            |                 |
| <b>Indicative Experiments</b>  |   |                  |      |            |                 |
| 1.   | Silicon wafer dicing, pre-cleaning  | 2 hours          |      |            |                 |
| 2.   | Pre-cleaning of substrate   | 2 hours          |      |            |                 |
| 3.   | Oxidation of silicon wafer  | 4 hours          |      |            |                 |
| 4.   | Thermal Evaporation of metal onto a substrate   | 4 hours          |      |            |                 |
| 5.   | DC sputtering of metal onto a substrate   | 2 hours          |      |            |                 |
| 6.   | Optical microscopy characterization of the deposited materials                          | 2 hours          |      |            |                 |
| 7.   | C-V characteristics of fabricated MOSFET/MOS Capacitor                                  | 2 hours          |      |            |                 |
| 8.   | Introduction to oxidation modeling  | 2 hours          |      |            |                 |
| 9.   | SUPREM-based modeling for SiO <sub>2</sub> growth of various processes.                 | 2 hours          |      |            |                 |
| 10.  | Sentaurus process for modeling materials regarding dimensionality                       | 2 hours          |      |            |                 |
| 11.  | Sentaurus process for modeling 2D materials-based transistor                            | 2 hours          |      |            |                 |
| 12.  | Modeling the surface topography of deposited materials and predicting their properties. | 4 hours          |      |            |                 |
| <b>Total Laboratory Hours</b>  |   |                  |      |            | <b>30 hours</b> |
| Mode of assessment: Continuous Assessment Test and Final Assessment Test                     |   |                  |      |            |                 |
| Recommended by Board of Studies  |   | 05-11-2024       |      |            |                 |
| Approved by Academic Council   |   | No. 76           | Date | 27-11-2024 |                 |

| Course Code   | Course Title                                | L                | T | P | C              |
|---|---|------------------|---|---|----------------|
| BECE320E  | Embedded C Programming                      | 2                | 0 | 2 | 3              |
| Pre-requisite   | NIL   | Syllabus version |   |   |                |
|   |   | 1.0              |   |   |                |
| <b>Course Objectives</b>  |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. To impart logical thinking and fundamental problem-solving skills via the use of a programming language.</li> <li>2. To develop basic and advanced programming concepts using C and Embedded C language.</li> <li>3. To interface with microcontroller using Embedded C language.</li> </ol>  |   |                  |   |   |                |
| <b>Course Outcomes</b>  |   |                  |   |   |                |
| <p>The student will be able to</p> <ol style="list-style-type: none"> <li>1. Apply the C programming language for various data types and decision making applications.</li> <li>2. Comprehend the derived data types, pointers and creation of functions.</li> <li>3. Describe the architecture of 8051 microcontroller for programming &amp; interfacing applications.</li> <li>4. Write the embedded C code to 8051 for programming I/O ports, timers, serial communication, interrupt and interfacing external peripherals.</li> <li>5. Develop microcontroller based applications.</li> </ol> |   |                  |   |   |                |
| <b>Module:1</b>   | <b>Introduction to C</b>                    |                  |   |   | <b>3 hours</b> |
| Introduction to Embedded C, difference between C and Embedded C. Introduction to C programming, comments, identifiers, variables, headers, data types, operators, order of operations, format specifiers, escape sequence characters, input and output statements, programs on sequential statements.   |   |                  |   |   |                |
| <b>Module:2</b>   | <b>Control and loop statements</b>          |                  |   |   | <b>4 hours</b> |
| Control statements: if, if-else, if-else ladder, else-if ladder, switch. Loops: do-while, while, for loops and nested loops. Break, continue, goto and exit statements. Programs on if, switch and loops.   |   |                  |   |   |                |
| <b>Module:3</b>   | <b>Arrays and strings</b>                   |                  |   |   | <b>3 hours</b> |
| Arrays: one dimensional and multi-dimensional array, programs on arrays. Strings, functions, pointers.  |   |                  |   |   |                |
| <b>Module:4</b>   | <b>Introduction to 8051 microcontroller</b> |                  |   |   | <b>6 hours</b> |
| Introduction to microcontroller, difference between microcontroller and microprocessor, 8051 : architecture, pin diagram of 8051, memory organization, special function registers, I/O pins, timers, interrupts, serial interface, power consumption, external interface of the standard 8051.  |   |                  |   |   |                |
| <b>Module:5</b>   | <b>8051 programming in C</b>                |                  |   |   | <b>4 hours</b> |
| Data types: sbit, sfr, and bit. Producing delay using loops, programming I/O ports: bit addressable and byte addressable programming, programs on sending and receiving data through I/O ports. Programs on logic operations, data conversion, data serialization with I/O ports.   |   |                  |   |   |                |
| <b>Module:6</b>   | <b>Timer and serial port programming</b>    |                  |   |   | <b>4 hours</b> |
| Programs on accessing timers registers, programs on producing time delay using mode 1 and mode 2, programs on generating various clock frequencies, programming of timers 0 and 1 as counters. Serial port programming: transmitting  |   |                  |   |   |                |

|   |  |                               |                 |
|---|--|-------------------------------|-----------------|
| and receiving data with different baud rates. Programs on timer and Serial communication interrupts.  |  |                               |                 |
| <b>Module:7</b>   | <b>Interfacing with displays and sensors</b>   | <b>4 hours</b>                |                 |
| Programming of keyboard interfacing, programming of LEDs interfacing, programming of seven segment display interfacing, interfacing circuit description and programming of 16 x 2 LCD, ADC, DAC and temperature sensor interfacing. |  |                               |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b>                |                 |
|   |  | <b>Total Lecture hours:</b>   | <b>30 hours</b> |
| <b>Text Book(s)</b>   |  |                               |                 |
| 1   | Mike McGrath, C Programming in easy steps, 2019, 4th Edition, In Easy Steps Limited.   |                               |                 |
| 2   | Muhammad Ali Mazidi , Janice Gillispie Mazidi , Rolin McKinlay, 2014, The 8051 Microcontrollers & Embedded Systems , 2nd edition, Pearson. |                               |                 |
| <b>Reference Books</b>  |  |                               |                 |
| 1.  | Barrett, Michael, and Ambony Massa. Programming Embedded Systems, with C and GNU Development Tools, 2020, O'Reilly Media.                  |                               |                 |
| 2   | Herbert Schildt, C: The Complete Reference, 2017, 4th Edition, McGraw Hill Education.  |                               |                 |
| Mode of evaluation: Internal Assessment (CAT, quizzes, Digital Assignments) & Final Assessment Test (FAT)   |  |                               |                 |
| <b>Lab Component :</b>  |  |                               |                 |
| <b>Indicative Experiments</b>   |  |                               |                 |
| 1   | Programs on Sequential statements  | 2 hours                       |                 |
| 2   | Programs on Condition and Control statements   | 2 hours                       |                 |
| 3   | Programs on Arrays   | 2 hours                       |                 |
| 4   | Programs on Strings & Functions  | 2 hours                       |                 |
| 5   | Programs on I/O ports  | 2 hours                       |                 |
| 6   | Programs on Timer/Counter  | 4 hours                       |                 |
| 7   | Programs on serial communication   | 2 hours                       |                 |
| 8   | Programs on Timer Interrupts   | 2 hours                       |                 |
| 9   | Programs on Serial Communication Interrupts  | 2 hours                       |                 |
| 10  | Programs on External interrupts  | 2 hours                       |                 |
| 11  | Programs on interfacing Keypad and LCDs  | 4 hours                       |                 |
| 12  | Programs on interfacing ADC, DAC and Sensors   | 4 hours                       |                 |
|   |  | <b>Total Laboratory Hours</b> | <b>30 hours</b> |
| Mode of assessment: Continuous assessment and FAT   |  |                               |                 |
| Recommended by Board of Studies   |  | 07-11-2023                    |                 |
| Approved by Academic Council  |  | No. 72                        | Date 13-12-2023 |

| Course Code   | Course Title                                | L                | T | P | C              |
|---|---|------------------|---|---|----------------|
| BECE320E  | Embedded C Programming                      | 2                | 0 | 2 | 3              |
| Pre-requisite   | NIL   | Syllabus version |   |   |                |
|   |   | 1.0              |   |   |                |
| <b>Course Objectives</b>  |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. To impart logical thinking and fundamental problem-solving skills via the use of a programming language.</li> <li>2. To develop basic and advanced programming concepts using C and Embedded C language.</li> <li>3. To interface with microcontroller using Embedded C language.</li> </ol>  |   |                  |   |   |                |
| <b>Course Outcomes</b>  |   |                  |   |   |                |
| <p>The student will be able to</p> <ol style="list-style-type: none"> <li>1. Apply the C programming language for various data types and decision making applications.</li> <li>2. Comprehend the derived data types, pointers and creation of functions.</li> <li>3. Describe the architecture of 8051 microcontroller for programming &amp; interfacing applications.</li> <li>4. Write the embedded C code to 8051 for programming I/O ports, timers, serial communication, interrupt and interfacing external peripherals.</li> <li>5. Develop microcontroller based applications.</li> </ol> |   |                  |   |   |                |
| <b>Module:1</b>   | <b>Introduction to C</b>                    |                  |   |   | <b>3 hours</b> |
| Introduction to Embedded C, difference between C and Embedded C. Introduction to C programming, comments, identifiers, variables, headers, data types, operators, order of operations, format specifiers, escape sequence characters, input and output statements, programs on sequential statements.   |   |                  |   |   |                |
| <b>Module:2</b>   | <b>Control and loop statements</b>          |                  |   |   | <b>4 hours</b> |
| Control statements: if, if-else, if-else ladder, elseif ladder, switch. Loops: do-while, while, for loops and nested loops. Break, continue, goto and exit statements. Programs on if, switch and loops.  |   |                  |   |   |                |
| <b>Module:3</b>   | <b>Arrays and strings</b>                   |                  |   |   | <b>3 hours</b> |
| Arrays: one dimensional and multi-dimensional array, programs on arrays. Strings, functions, pointers.  |   |                  |   |   |                |
| <b>Module:4</b>   | <b>Introduction to 8051 microcontroller</b> |                  |   |   | <b>6 hours</b> |
| Introduction to microcontroller, difference between microcontroller and microprocessor, 8051 : architecture, pin diagram of 8051, memory organization, special function registers, I/O pins ,timers, interrupts, serial interface, power consumption, external interface of the standard 8051.  |   |                  |   |   |                |
| <b>Module:5</b>   | <b>8051 programming in C</b>                |                  |   |   | <b>4 hours</b> |
| Data types: sbit, sfr, and bit. Producing delay using loops, programming I/O ports: bit addressable and byte addressable programming, programs on sending and receiving data through I/O ports. Programs on logic operations, data conversion, data serialization with I/O ports.   |   |                  |   |   |                |
| <b>Module:6</b>   | <b>Timer and serial port programming</b>    |                  |   |   | <b>4 hours</b> |
| Programs on accessing timers registers, programs on producing time delay using mode 1 and mode 2, programs on generating various clock frequencies, programming of timers 0 and 1 as counters. Serial port programming: transmitting  |   |                  |   |   |                |

|   |  |                               |                 |
|---|--|-------------------------------|-----------------|
| and receiving data with different baud rates. Programs on timer and Serial communication interrupts.  |  |                               |                 |
| <b>Module:7</b>   | <b>Interfacing with displays and sensors</b>   | <b>4 hours</b>                |                 |
| Programming of keyboard interfacing, programming of LEDs interfacing, programming of seven segment display interfacing, interfacing circuit description and programming of 16 x 2 LCD, ADC, DAC and temperature sensor interfacing. |  |                               |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b>                |                 |
|   |  | <b>Total Lecture hours:</b>   | <b>30 hours</b> |
| <b>Text Book(s)</b>   |  |                               |                 |
| 1   | Mike McGrath, C Programming in easy steps, 2019, 4th Edition, In Easy Steps Limited.   |                               |                 |
| 2   | Muhammad Ali Mazidi , Janice Gillispie Mazidi , Rolin McKinlay, 2014, The 8051 Microcontrollers & Embedded Systems , 2nd edition, Pearson. |                               |                 |
| <b>Reference Books</b>  |  |                               |                 |
| 1.  | Barrett, Michael, and Ambony Massa. Programming Embedded Systems, with C and GNU Development Tools, 2020, O'Reilly Media.                  |                               |                 |
| 2   | Herbert Schildt, C: The Complete Reference, 2017, 4th Edition, McGraw Hill Education.  |                               |                 |
| Mode of evaluation: Internal Assessment (CAT, quizzes, Digital Assignments) & Final Assessment Test (FAT)   |  |                               |                 |
| <b>Lab Component :</b>  |  |                               |                 |
| <b>Indicative Experiments</b>   |  |                               |                 |
| 1   | Programs on Sequential statements  | 2 hours                       |                 |
| 2   | Programs on Condition and Control statements   | 2 hours                       |                 |
| 3   | Programs on Arrays   | 2 hours                       |                 |
| 4   | Programs on Strings & Functions  | 2 hours                       |                 |
| 5   | Programs on I/O ports  | 2 hours                       |                 |
| 6   | Programs on Timer/Counter  | 4 hours                       |                 |
| 7   | Programs on serial communication   | 2 hours                       |                 |
| 8   | Programs on Timer Interrupts   | 2 hours                       |                 |
| 9   | Programs on Serial Communication Interrupts  | 2 hours                       |                 |
| 10  | Programs on External interrupts  | 2 hours                       |                 |
| 11  | Programs on interfacing Keypad and LCDs  | 4 hours                       |                 |
| 12  | Programs on interfacing ADC, DAC and Sensors   | 4 hours                       |                 |
|   |  | <b>Total Laboratory Hours</b> | <b>30 hours</b> |
| Mode of assessment: Continuous assessment and FAT   |  |                               |                 |
| Recommended by Board of Studies   |  | 07-11-2023                    |                 |
| Approved by Academic Council  |  | No. 72                        | Date 13-12-2023 |

|   |                                    |  |  |                         |          |            |          |
|---|------------------------------------|--|--|-------------------------|----------|------------|----------|
| <b>BEIE394J</b>   | <b>Product Development Project</b> |  |  | <b>L</b>                | <b>T</b> | <b>P</b>   | <b>C</b> |
|   |                                    |  |  | <b>0</b>                | <b>0</b> | <b>0</b>   | <b>3</b> |
| <b>Pre-requisite</b>  | <b>NIL</b>                         |  |  | <b>Syllabus version</b> |          |            |          |
|   |                                    |  |  | <b>1.0</b>              |          |            |          |
| <b>Course Objectives:</b>   |                                    |  |  |                         |          |            |          |
| <ol style="list-style-type: none"> <li>1. Students will be able to translate a prototype to a useful product.</li> <li>2. Apply relevant codes and standards during product development.</li> <li>3. The student will be able to present his results by means of clear technical reports.</li> </ol>  |                                    |  |  |                         |          |            |          |
| <b>Course Outcome:</b>  |                                    |  |  |                         |          |            |          |
| <ol style="list-style-type: none"> <li>1. Demonstrate the ability to translate the developed prototype/working model to a viable product useful to society/industry.</li> <li>2. Apply the appropriate codes/regulations/standards during product development.</li> <li>3. Write clear and concise technical reports and research articles</li> </ol> |                                    |  |  |                         |          |            |          |
| <b>Module Content</b>   |                                    |  |  |                         |          |            |          |
| Students are expected to translate the developed prototypes / working models into a product which has application to society or industry.   |                                    |  |  |                         |          |            |          |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered. Assessment on the project – Mark weightage of 20:30:50 – Report to be submitted, presentation and project reviews  |                                    |  |  |                         |          |            |          |
| Recommended by Board of Studies   |                                    |  |  | 09-03-2022              |          |            |          |
| Approved by Academic Council  |                                    |  |  | No.65                   | Date     | 17-03-2022 |          |

| Course Code  | Course Title                            | L                | T | P | C |
|--|---|------------------|---|---|---|
| BEVD208L   | 2D Materials and Devices                | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD101L                                | Syllabus Version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |   |                  |   |   |   |
| This course is aimed to:   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Give students an idea about various 2D materials and their applications.</li> <li>2. Understand in-depth the synthesis and characterization of various 2D materials.</li> <li>3. Introduce the different modelling and simulation tools associated with 2D materials and devices.</li> <li>4. Acquire knowledge about various characterization techniques of 2D materials</li> </ol>   |   |                  |   |   |   |
| <b>Course Outcomes</b>   |   |                  |   |   |   |
| After completing this course, students shall be able to:   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Identify the 2D materials and understand their band structure.</li> <li>2. Gain knowledge of the synthesis techniques used for graphene.</li> <li>3. Understand the various applications of graphene-based devices.</li> <li>4. Gain knowledge of the synthesis techniques used for non-graphene-based 2D materials.</li> <li>5. Understand the various applications of MXenes, Phosphorene, etc., and gain familiarity with the modeling tools.</li> <li>6. Gain knowledge of the characterization techniques of 2D materials.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Introduction to 2D materials</b>     | <b>4 hours</b>   |   |   |   |
| Introduction to 2D materials, electronic band structure in 2D materials, Types of 2D materials, electronic properties of conventional thin film vs thick nanosheet vs single layer nanosheet.  |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Graphene: Synthesis</b>              | <b>7 hours</b>   |   |   |   |
| Mechanical and chemical exfoliation, solution techniques, CVD, thermal decomposition of SiC, unzipping of CNT, graphene oxide (GO) and rGO.  |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Applications of graphene</b>         | <b>7 hours</b>   |   |   |   |
| Transistor fabrication, optoelectronics, sensors, spintronics, solar cells, Displays and touch screens.  |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Introduction to MXenes, TMDCs</b>    | <b>7 hours</b>   |   |   |   |
| Top-down and bottom-up synthesis methods for 2D transition metal carbides and nitrides, physical and chemical synthesis methods for 2D transitional metal dichalcogenide, properties of phosphorene, silicene, Germanene and stanene   |   |                  |   |   |   |
| <b>Module:5</b>  | <b>MXenes, TMDC-based devices</b>       | <b>5 hours</b>   |   |   |   |
| 2D Semiconductor FET, Energy storage devices (Batteries, supercapacitors), Optoelectronic devices (LED, LASER), photovoltaic devices, sensors, catalysis   |   |                  |   |   |   |
| <b>Module:6</b>  | <b>Device Modeling of 2D materials</b>  | <b>6 hours</b>   |   |   |   |
| Computational modeling of 2D materials, TCAD based device modeling of 2D devices   |   |                  |   |   |   |
| <b>Module:7</b>  | <b>Characterization of 2D materials</b> | <b>7 hours</b>   |   |   |   |
| Raman spectroscopy, HRTEM, optical characterization, AFM, STM, XPS   |   |                  |   |   |   |
| <b>Module:8</b>  | <b>Contemporary Issues</b>              | <b>2 hours</b>   |   |   |   |
| Guest lecture from Industries and R & D Organizations  |   |                  |   |   |   |

|   |  |                 |
|---|--|-----------------|
|   | <b>Total Lecture hours:</b>  | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |                 |
| 1.  | Phaedon Avouris, Tony F. Heinz, Tony Low, 2D Materials: Properties and Devices, 2017, 1 <sup>st</sup> edition, Cambridge University Press, U.K                               |                 |
| 2.  | Luigi Colombo, Rafik Addou, Defects in Two-Dimensional Materials, 2022, 1 <sup>st</sup> edition, Elsevier Science.   |                 |
| <b>Reference Books</b>  |  |                 |
| 1.  | Babak Anasori, Yury Gogotsi, 2D Metal Carbides and Nitrides (MXenes) Structure, Properties and Applications, 2019, 1 <sup>st</sup> edition, Springer.                        |                 |
| 2.  | C N R Rao, Umesh Vasudeo Waghmare, 2D Inorganic Materials Beyond Graphene, 2017, 1 <sup>st</sup> edition, World Scientific Publishing Company.                               |                 |
| 3.  | Ashish Raman, Deep Shekhar, Naveen Kumar, Sub-Micron Semiconductor Devices: Design and Applications, 2022, 1 <sup>st</sup> edition, CRC Press.                               |                 |
| 4.  | Saptarshi Das, 2D Materials for Electronics, Sensors and Devices: Synthesis, Characterization, Fabrication and Application, 2022, 1 <sup>st</sup> edition, Elsevier Science. |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test. |  |                 |
| Recommended by Board of Studies   | 05-11-2024   |                 |
| Approved by Academic Council  | No. 76   | Date 27-11-2024 |

| Course Code   | Course Title  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BEVD210L  | Quantum Technology for Electronics Engineers                                | 3                | 0 | 0 | 3 |
| Pre-requisite   | BPHY101L  | Syllabus Version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives</b>  |   |                  |   |   |   |
| This course is aimed to:  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Educate the students on concepts of quantum theory and its importance</li> <li>2. Make the students understand the importance of quantum effects in devices</li> <li>3. Enable the students to apply quantum theory in the design of nanoscale devices</li> </ol>   |   |                  |   |   |   |
| <b>Course Outcomes</b>  |   |                  |   |   |   |
| The students will be able to  |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Apply the concepts of quantum theory in semiconductor devices</li> <li>• Understand the importance of Schrodinger wave equation &amp; its applications.</li> <li>• Obtain the knowledge on quantum confinement effects.</li> <li>• Gain the knowledge in dispersion relations of electrons in solids.</li> <li>• Understand the perturbation theory and its applications.</li> <li>• Understand and apply the concept of quantum computation</li> </ul>                                    |   |                  |   |   |   |
| <b>Module:1</b>   | <b>Elementary Principles and Applications to Problems in one dimensions</b> | <b>5 hours</b>   |   |   |   |
| Waves and particles: Light as particles—the photoelectric, Electrons as waves, Position and momentum, Expectation of the position, Momentum, Non-commuting operators. The Schrodinger equation - Waves and the differential equation, Density and current, The free particle, A potential step, The infinite potential well, The finite potential well, The triangular well, Coupled potential wells, The Ehrenfest theorem.  |   |                  |   |   |   |
| <b>Module:2</b>   | <b>Tunnelling Phenomena in Devices</b>                                      | <b>8 hours</b>   |   |   |   |
| The tunnel barrier: The simple rectangular barrier, The tunnelling probability, A more complex barrier, The double barrier, Simple, equal barriers, The unequal-barrier case, Shape of the resonance, Approximation methods—the WKB method, Bound states of a general potential, Periodic potentials - Velocity, Superlattices Tunnelling, Tunnelling devices, A current formulation, The Landauer formula, The resonant tunnelling diode, Resonant interband tunneling. Single-electron tunneling, The double-barrier quantum dot. |   |                  |   |   |   |
| <b>Module:3</b>   | <b>The harmonic oscillator</b>  | <b>5 hours</b>   |   |   |   |
| Periodic potential, Bloch oscillations, The wavefunction, Motion of the wave packet, A simpler approach with operators, Quantizing the LC Circuit, The vibrating lattice, Motion in a quantizing magnetic field, Connection with classical orbits, Adding lateral confinement.  |   |                  |   |   |   |
| <b>Module:4</b>   | <b>Basis functions, operators, and quantum dynamics</b>                     | <b>6 hours</b>   |   |   |   |
| Position and momentum representation, operator properties: Time-varying expectations, Hermitian operators, On commutation relations. Linear vector spaces: matrix properties, The eigenvalue problem, Dirac notation. Fundamental quantum   |   |                  |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
| postulates: Translation operators, Discretization and superlattices, Time as a translation operator, Canonical quantization.   |   |                             |                 |
| <b>Module:5</b>  | <b>Perturbation Theory</b>  | <b>6 hours</b>              |                 |
| Stationary perturbation theory: The perturbation series, Some examples of perturbation theory - The Stark effect in a potential well, The shifted harmonic oscillator, Multiple quantum wells, Coulomb scattering. An alternative technique—the variational method. Time-dependent perturbation theory: The perturbation series, Electron–phonon scattering, The interaction representation, Exponential decay and uncertainty.                    |   |                             |                 |
| <b>Module:6</b>  | <b>Motion in centrally symmetric potentials</b>   | <b>7 hours</b>              |                 |
| The two-dimensional harmonic oscillator: Rectangular coordinates, Polar coordinates, Splitting the angular momentum states with a magnetic field, Spectroscopy of a harmonic oscillator. The hydrogen atom - The radial equation, Angular solutions, Angular momentum, Atomic energy levels, The Fermi–Thomas model, The Hartree self-consistent potential, Corrections to the centrally symmetric potential, The covalent bond in semiconductors. |   |                             |                 |
| <b>Module:7</b>  | <b>An Introduction to Quantum Computing</b>   | <b>6 hours</b>              |                 |
| Qubits and Entanglement, Quantum Dots for Qubits, Josephson Junctions, Optical Qubits, Quantum Communication and Cryptography.   |   |                             |                 |
| <b>Module:8</b>  | <b>Contemporary issues</b>  | <b>2 hours</b>              |                 |
| Guest lectures from Industries and R & D Organizations   |   |                             |                 |
|  |   | <b>Total Lecture Hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | David K Ferry, Quantum Mechanics: An Introduction for Device Physicists and Electrical Engineers, 2020, 3rd Edition, CRC Press. |                             |                 |
| 2.   | A. F. J. Levi, Applied Quantum Mechanics, Second Edition, 2023, 3rd Edition, Cambridge University Press.                        |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | Jasprit Singh, Quantum Mechanics: Fundamentals and Applications to Technology, 2004, 1 <sup>st</sup> edition, Wiley-VCH.        |                             |                 |
| 2.   | Dennis M. Sullivan, Quantum Mechanics for Electrical Engineers, 2012, 1 <sup>st</sup> edition, Wiley & IEEE.                    |                             |                 |
| 3.   | David A. B. Miller, Quantum Mechanics for Scientists and Engineers, 2008, 1 <sup>st</sup> edition, Cambridge University Press.  |                             |                 |
| 4.   | Richard L. Liboff, Introductory Quantum Mechanics, 2003, 4th edition, Pearson Education Inc, India.                             |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.  |   |                             |                 |
| Recommended by Board of Studies  |   | 05-11-2024                  |                 |
| Approved by Academic Council   |   | No. 76                      | Date 27-11-2024 |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD211L   | Thin Films Characterization  | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD101L   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Learn about the wide range of analysis techniques available.</li> <li>2. Understand the basic principles of the analysis techniques.</li> <li>3. Gain knowledge of X-ray based thin-film characterization techniques.</li> <li>4. Acquire knowledge of electrical and mechanical characterization of thin films and advanced characterization techniques</li> </ol>  |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completing this course, students shall be able to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the thickness measurement techniques of thin films</li> <li>2. Understand the Optical characterization techniques of thin films</li> <li>3. Understand the electron microscopy-based characterization techniques of thin films</li> <li>4. Analyzing crystallinity and phase analysis of thin films using X-ray techniques.</li> <li>5. Understand and analyze the electrical and mechanical property measurements of thin films</li> <li>6. Know about the advanced thin film characterization techniques</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Introduction to thin films and thickness measurement techniques</b> | <b>4 hours</b>   |   |   |   |
| Definition of thin films- thin film properties, Thickness measurement: Profilometry-working principle and analysis, spectroscopic ellipsometry, and Quartz Crystal Microbalance (QCM).   |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Optical characterization techniques</b>                             | <b>6 hours</b>   |   |   |   |
| Introduction to optical microscopy, UV-Vis spectroscopy- working principle and band gap measurements, and Ultraviolet photoelectron spectroscopy (UPS).  |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Electron microscopy and in-situ measurements</b>                    | <b>8 hours</b>   |   |   |   |
| Scanning electron microscopy –working principle, types of sources (thermionic, field emission), Energy-dispersive X-ray spectroscopy, morphological analysis, Transmission electron microscopy- working principle, types (High resolution-, Aberration corrected, In-situ), Real and reciprocal lattice, Selected Area Electron Diffraction (SAED) technique, Overview of AFM and modes of operation.  |  |                  |   |   |   |
| <b>Module:4</b>  | <b>X-ray-based characterization techniques</b>                         | <b>8 hours</b>   |   |   |   |
| Fundamentals of X-ray scattering- Bragg's law, types of X-ray sources. X-ray diffraction and its methods, Determination of crystal structure, precise lattice parameter, and phase diagram, Introduction to XPS, XRF.  |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Electrical property measurements</b>                                | <b>6 hours</b>   |   |   |   |
| Van der pauw method, Hall effect measurement, Probe station (I-V and C-V measurements)   |  |                  |   |   |   |
| <b>Module:6</b>  | <b>Mechanical property measurements</b>                                | <b>4 hours</b>   |   |   |   |
| Thin film stress measurement, beam bending test, Vickers hardness measurement and nano-indentation, Indirect measurement techniques.   |  |                  |   |   |   |
| <b>Module:7</b>  | <b>Advanced Characterization techniques</b>                            | <b>7 hours</b>   |   |   |   |
| Reflection High Energy Electron Diffraction (RHEED), Secondary Ion Mass  |  |                  |   |   |   |

|  |  |                             |                 |
|--|--|-----------------------------|-----------------|
| Spectroscopy (SIMS), and Raman spectroscopy.   |  |                             |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   | <b>2 hours</b>              |                 |
| Guest lecture from Industries and R & D Organizations  |  |                             |                 |
|  |  | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |                             |                 |
| 1.   | Milton Ohring, Materials Science of Thin Films: Deposition and Structure, 2002, 2 <sup>nd</sup> edition, Elsevier.                     |                             |                 |
| 2.   | Terry L. Alford, L.C. Feldman, James W. Mayer, Fundamentals of Nanoscale Film Analysis, 2007, 1 <sup>st</sup> edition, Springer.       |                             |                 |
| <b>Reference Books</b>   |  |                             |                 |
| 1.   | Hamid R. Khan, Hartmut Frey, Handbook of Thin Film Technology, 2015, 1 <sup>st</sup> edition, Springer.                                |                             |                 |
| 2.   | B. D. Cullity and S. R. Stock, Elements of x-ray Diffraction, 2001, 3 <sup>rd</sup> edition, Prentice-Hall Publishers.                 |                             |                 |
| 3.   | R. Egerton, Physical Principles of Electron Microscopy: An Introduction to TEM, SEM, and AEM, 2005, 1 <sup>st</sup> edition, Springer. |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test |  |                             |                 |
| Recommended by Board of Studies  |  | 05-11-2024                  |                 |
| Approved by Academic Council   |  | No. 76                      | Date 27-11-2024 |

| Course Code   | Course Title  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BEVD306L  | Photovoltaics and Energy Conversion Devices                 | 3                | 0 | 0 | 3 |
| Pre-requisite   | BEVD201L  | Syllabus Version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives</b>  |   |                  |   |   |   |
| This course is aimed to:  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Gain knowledge on solar energy conversion principles.</li> <li>2. Learn the fundamentals of semiconductors and their application for solar cell fabrication and characterization.</li> <li>3. Develop an understanding of solar photovoltaic power systems from the module assembly process.</li> <li>4. Know the necessary details of the establishment and commissioning of the solar photovoltaic power plant.</li> </ol>  |   |                  |   |   |   |
| <b>Course Outcomes</b>  |   |                  |   |   |   |
| After completing this course, students shall be able to:  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Gain knowledge of basic principles related to solar energy and energy conversion devices.</li> <li>2. Understand the material properties and the techniques involved in solar cell fabrication.</li> <li>3. Analyze the solar cell devices and able to characterize them.</li> <li>4. Gain knowledge of emerging solar cell technologies.</li> <li>5. Understand the assembly of Solar Cell modules.</li> <li>6. Design the Solar PV System and gain knowledge of advanced SPV Technologies.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>   | <b>Solar Energy and Energy conversion device principles</b> | <b>5 hours</b>   |   |   |   |
| Solar radiation: measurements and prediction. India's solar energy potential and challenges, solar energy conversion principles and technologies: Photosynthesis, Photovoltaic conversion, and Photothermal energy conversion.<br>Need for Renewable energy – sustainability – wind energy – thermal energy – hydro energy – solar energy.  |   |                  |   |   |   |
| <b>Module:2</b>   | <b>Materials and Solar Device fabrication</b>               | <b>7 hours</b>   |   |   |   |
| Transparent conducting oxides-Anti-reflection principles and coatings – organic materials Semiconductor junctions: Schottky barriers, MIS, P-N junction, p-i-n junction and its properties, Homo & heterojunction solar cells, multijunction solar cells- Fabrication techniques: Diffusion, thin film technology– Nanotech solar cells-contact & grid metallization.   |   |                  |   |   |   |
| <b>Module:3</b>   | <b>Characterization and Analysis</b>                        | <b>7 hours</b>   |   |   |   |
| Device isolation & analysis - Ideal cell under illumination- solar cell parameters short circuit current, open circuit voltage, fill factor, efficiency; optical losses; electrical losses, surface recombination velocity, quantum efficiency - measurements of solar cell parameters; I-V curve & L-I-V characteristics, internal Quantum yield measurements – Effects of series and parallel resistance and Temperature - Loss analysis.   |   |                  |   |   |   |
| <b>Module:4</b>   | <b>Emerging solar cell technologies</b>                     | <b>7 hours</b>   |   |   |   |
| Structures and operation: Copper indium gallium selenide-based solar cells, cadmium telluride solar cells, Organic solar cells, Dye-sensitized solar cells, Perovskite solar cells, Quantum dot solar cells, Polymer solar cells.   |   |                  |   |   |   |

|   |   |                 |
|---|---|-----------------|
| <b>Module:5</b>   | <b>Solar Cell Module Materials and Assembly</b>   | <b>7 hours</b>  |
| PV modules: Module and Circuit Design - Identical and Non-identical Cells - Module Structuring and assembly - Environmental Protection - Thermal Considerations - Electrical Considerations and output conditioning - assembly materials – interconnects – crystalline and thin film modules - issues with solar PV modules, bypass diode and blocking diode – module testing and analysis.                   |   |                 |
| <b>Module:6</b>   | <b>Solar PV System Components &amp; System Design</b>   | <b>6 hours</b>  |
| Introduction to PV systems - system components: module and array – Charge controllers – inverters – Batteries – power conditioning and Regulation – Mechanical assemblies – Balance of System Components MW general power systems – Grid-connected power systems – Remote area power systems – Specific purpose Photovoltaic systems: Space – Marine – Telecommunication – water pumping – refrigeration etc. |   |                 |
| <b>Module:7</b>   | <b>Advanced SPV Technologies</b>  | <b>4 hours</b>  |
| Solar PV concentrators – Concentrator photovoltaic materials and devices – Hybrid SPV power systems – SPV power plant design tools and methodologies – SPV economics.   |   |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations   |   |                 |
| <b>Total Lecture hours:</b>   |   | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |                 |
| 1.  | Klaus Jäger, Olindo Isabella, Arno H.M. Smets, René A.C.M.M. van Swaaij, Miro Zeman, Solar Energy: Fundamentals, Technology, and Systems, 2016, 1 <sup>st</sup> edition, UIT Cambridge, Cambridge.                            |                 |
| 2.  | Mariana Amorim Fraga, Delaina A. Amos, Savas Sönmezoglu, Velumani Subramaniam, Sustainable Material Solutions for Solar Energy Technologies: Processing Techniques and Applications, 2021, 1 <sup>st</sup> edition, Elsevier. |                 |
| 3.  | Gopal Nath Tiwari, Swapnil Dubey, Fundamentals of photovoltaic modules and their applications, 2009, 1 <sup>st</sup> edition, Royal Society of Chemistry.   |                 |
| 4.  | James P. Dunlop, Photovoltaic Systems, 2010, 2 <sup>nd</sup> Edition, American Technical Publishers.  |                 |
| <b>Reference Books</b>  |   |                 |
| 1.  | Michael Boxwell, The Solar Electricity Handbook, 2021, Greenstream Publishing Ltd.  |                 |
| 2.  | J. Nelson, The physics of solar cells, 2006, 1 <sup>st</sup> edition, Imperial College Press.   |                 |
| 3.  | Alan L Fahrenbruch and Richard H Bube, Fundamentals of Solar Cells: PV Solar Energy Conversion, 2012, 1 <sup>st</sup> edition, Academic Press.  |                 |
| 4.  | Solar Energy International, Photovoltaics: Design and Installation Manual, 2006, 4 <sup>th</sup> edition, New Society Publishers.   |                 |
| 5.  | Ben G. Streetman, Solid State electronic devices, 2017, 7 <sup>th</sup> edition, Prentice-Hall of India Pvt. Ltd.   |                 |
| 6.  | M. D. Archer, R. Hill, Clean electricity from photovoltaics, 2001, 1 <sup>st</sup> edition, Imperial College Press.   |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test  |   |                 |
| Recommended by Board of Studies   |   | 05-11-2024      |
| Approved by Academic Council  | No. 76  | Date 27-11-2024 |

| Course Code   | Course Title                       | L                | T | P | C |
|---|------------------------------------|------------------|---|---|---|
| BEVD307L  | Memory Devices and Circuits        | 3                | 0 | 0 | 3 |
| Pre-requisite   | BEVD201L                           | Syllabus Version |   |   |   |
|   |                                    | 1.0              |   |   |   |
| <b>Course Objectives</b>  |                                    |                  |   |   |   |
| This course is aimed to:  |                                    |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Learn the basics and detailed architecture of SRAMs, DRAMs, ROMs, and Flash Memories.</li> <li>2. Model the memory fault and introduce the basic and advanced memory testing patterns.</li> <li>3. Elaborate the reliability and radiation effect issues of semiconductor memories and present methods for radiation hardening.</li> <li>4. Review and discuss high performance memory subsystems, emerging memory technologies and contemporary issues.</li> </ol>   |                                    |                  |   |   |   |
| <b>Course Outcomes</b>  |                                    |                  |   |   |   |
| After completion of the course, the student will be able to:  |                                    |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Design SRAMs and DRAMs.</li> <li>2. Design NVRAMs and Flash Memories.</li> <li>3. Model memory faults, select suitable testing patterns and develop testing patterns.</li> <li>4. Incorporate DFT and BIST techniques for semiconductor memory testing.</li> <li>5. Estimate the reliability of semiconductor memories, simulate and model radiation effects and, perform radiation hardening.</li> <li>6. Contribute to the development of high performance memory subsystems and use emerging memory technologies.</li> </ol> |                                    |                  |   |   |   |
| <b>Module:1</b>   | <b>Volatile memories</b>           | <b>7 hours</b>   |   |   |   |
| SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, SOI technology, Advanced SRAM architectures and technologies, soft error failure in SRAM, CAM, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture   |                                    |                  |   |   |   |
| <b>Module:2</b>   | <b>Non-volatile memories</b>       | <b>8 hours</b>   |   |   |   |
| Masked ROMs, High density ROM, PROM, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture, Ferroelectric Random Access Memories (FeRAMs), Phase Change Memory, Basic Magneto-resistive Random Access Memories (MRAMs) and STT-MRAM-Memory Array Design- Peripheral circuits, Sense amplifier design, NVSim simulator   |                                    |                  |   |   |   |
| <b>Module:3</b>   | <b>Memory Testing and Patterns</b> | <b>7 hours</b>   |   |   |   |
| General Fault Modeling – Read Disturb Fault Model – Precharge Faults – False Write Through Data Retention Faults – Decoder Faults. Megabit DRAM Testing Nonvolatile Memory Modeling and Testing-IDDQ Fault Modeling and Testing   |                                    |                  |   |   |   |

|   |   |                             |                 |
|---|---|-----------------------------|-----------------|
| Application Specific Memory Testing – Zero/one Pattern – Exhaustive Test Patterns – Walking, Matching and Galloping – Pseudo Random Pattern – CAM pattern.  |   |                             |                 |
| <b>Module:4 Design For Test and BIST</b>  |   | <b>3 hours</b>              |                 |
| RAM Built-In Self – Test (BIST)-Weak Write Test mode – Bit Line Contact Resistance – PFET Test – Shadow Write and Shadow Read. BISR. BIRA.  |   |                             |                 |
| <b>Module:5 Reliability and Radiation Effects</b>   |   | <b>6 hours</b>              |                 |
| General Reliability Issues-RAM Failure Modes and Mechanism-Nonvolatile Memory Reliability-Design for Reliability Radiation Effects-Single Event Phenomenon (SEP)-Radiation Hardening Techniques Radiation Hardening Process and Design Issues-Radiation Hardened Memory Characteristics |   |                             |                 |
| <b>Module:6 High-Performance Subsystem Memories</b>   |   | <b>6 hours</b>              |                 |
| Hierarchical Memory Systems, Memory-Subsystem Technologies, High-Performance Standard DRAMs, Embedded Memories  |   |                             |                 |
| <b>Module:7 Advanced Memory Technologies</b>  |   | <b>6 hours</b>              |                 |
| High-Density Memory Packaging Technologies, Experimental Memory Devices, RRAM, Memory Hybrids and MCMs (2D)- Memory Stacks and MCMs (3D)-Memory MCM Testing and Reliability   |   |                             |                 |
| <b>Module:8 Contemporary issues:</b>  |   | <b>2 hours</b>              |                 |
| Guest lectures from Industries and R & D Organizations  |   |                             |                 |
|   |   | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |                             |                 |
| 1.  | Shimeng Yu, Semiconductor Memory Devices and Circuits, 2022, 1 <sup>st</sup> edition CRC Press.   |                             |                 |
| 2.  | R. Dean Adams, High Performance Memory Testing: Design Principles, Fault Modeling and Self-Test, 2013, 1 <sup>st</sup> edition, Springer. |                             |                 |
| <b>Reference Books</b>  |   |                             |                 |
| 1.  | Baker Mohammed, Embedded Memory Design for Multi-Core and Systems on Chip, 2016, 1 <sup>st</sup> edition, Springer.                       |                             |                 |
| 2.  | Hai Li and Yiran Chen, Nonvolatile Memory Design: Magnetic, Resistive, and Phase Change, 2017, 1 <sup>st</sup> edition, CRC Press.        |                             |                 |
| 3.  | Kiyoo Itoh, VLSI Memory Chip Design, 2010, 1 <sup>st</sup> edition, Springer.   |                             |                 |
| 4.  | Hao Yu and Yuhao Wang, Design Exploration of Emerging Nano-scale Non-volatile Memory, 2016, 1 <sup>st</sup> edition, Springer.            |                             |                 |
| 5.  | Yuan Xie, Emerging Memory Technologies: Design, Architecture, and Applications, 2016, 1 <sup>st</sup> edition, Springer.                  |                             |                 |
| 6.  | A. K.Sharma, Advanced Semiconductor Memories: Architecture, Design and Applications, 2014, 1 <sup>st</sup> edition, John Wiley.           |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |   |                             |                 |
| Recommended by Board of Studies   |   | 05-11-2024                  |                 |
| Approved by Academic Council  |   | No. 76                      | Date 27-11-2024 |

| Course Code   | Course Title                                     | L                | T | P | C |
|---|--|------------------|---|---|---|
| BEVD308L  | Low Power VLSI Design                            | 3                | 0 | 0 | 3 |
| Pre-requisite   | BECE303L   | Syllabus Version |   |   |   |
|   |  | 1.0              |   |   |   |
| <b>Course Objectives</b>  |  |                  |   |   |   |
| This course is aimed to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Introducing the necessity of low power design in VLSI circuits.</li> <li>2. Provide a broad insight into the methods used to confront the low power issue from lower level (circuit level) to higher levels (system level) of abstraction.</li> <li>3. Design various low power VLSI circuits.</li> <li>4. Provide an insight to the power aware IC design</li> </ol>                                       |  |                  |   |   |   |
| <b>Course Outcomes</b>  |  |                  |   |   |   |
| After completion of the course the student will be able to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Analyze the need for low power VLSI circuits.</li> <li>2. Estimate the power consumed in the circuits.</li> <li>3. Optimize the power at architectural level.</li> <li>4. Optimize the power at RTL, logic and circuit levels.</li> <li>5. Analyze and explore the usage of sleep transistors and power gating technique for low power.</li> <li>6. Explore low power design with UPF inclusion.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>   | <b>Introduction to Low Power Design Methods</b>  | <b>7 hours</b>   |   |   |   |
| Motivation, Sources of Power dissipation in Deep Submicron CMOS and FINFET Circuits – Static, Dynamic and Short circuit components, Effects of scaling on power consumption, Low power design flow, Normalized Figure of Merit – PDP & EDP, Overview of power optimization at various levels.   |  |                  |   |   |   |
| <b>Module:2</b>   | <b>Power Estimation</b>                          | <b>5 hours</b>   |   |   |   |
| Theoretical background, Calculation of Steady state probability- Algorithm for signal probability propagation- Shannon's decomposition- BDD, Transition probability, Conditional probability, Transition probability of correlated inputs, Transition density, Estimation of Switching activity.  |  |                  |   |   |   |
| <b>Module:3</b>   | <b>Architecture Level Optimization</b>           | <b>8 hours</b>   |   |   |   |
| Pipelining, Parallel Processing and retiming approaches for power minimization, Multiple supply voltage design -challenges - Level shifters- High to Low Voltage, Low to High Voltage- locating level shifters in multiple voltage domains.   |  |                  |   |   |   |
| <b>Module:4</b>   | <b>Register Transfer Level Optimization</b>      | <b>4 hours</b>   |   |   |   |
| Clock gating, Data gating, Bus Encoding techniques, Precomputation, Operator reduction and operator substitution for low power.   |  |                  |   |   |   |
| <b>Module:5</b>   | <b>Gate Level and Circuit Level Optimization</b> | <b>6 hours</b>   |   |   |   |
| Transistor variable re-ordering for power reduction, Gate resizing, Low power library cell design (GDI), Optimal drivers of high-speed low power ICs, Approximate computing for reducing power consumption in Adders and Multipliers, Synthesis of FSM for low power.   |  |                  |   |   |   |

|  |  |                 |
|--|--|-----------------|
| <b>Module:6</b>  | <b>Leakage Power Reduction</b>   | <b>7 hours</b>  |
| Leakage power reduction techniques for CMOS and FINFET based circuits, Sleep Transistors, Power gating – coarse grain and fine grain, Switch fabric, Isolation, retention, power down and wake up methods. |  |                 |
| <b>Module:7</b>  | <b>Power Aware Design Flow</b>   | <b>6 hours</b>  |
| Power aware design flow, Unified power format (UPF)- Necessity, Power intent for MSV and PSO, UPF for multi supply voltage design examples.  |  |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   | <b>2 hours</b>  |
| Guest lecture from Industries and R & D Organizations  |  |                 |
| <b>Total Lecture Hours:</b>  |  | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |                 |
| 1.   | Kaushik Roy, Sharat Prasad, Low Power CMOS VLSI Circuit Design, 2010, 2 <sup>nd</sup> edition, John Wiley and Sons Inc.  |                 |
| 2.   | Ajit Pal, Low Power VLSI circuits and Systems, 2015, 1 <sup>st</sup> edition, Springer India.  |                 |
| <b>Reference Books</b>   |  |                 |
| 1.   | Gary K. Yeap, Practical Low Power Digital VLSI Design, 2010, 1 <sup>st</sup> edition, Springer US,   |                 |
| 2.   | Jan M. Rabaey, Massoud Pedram, Low power Design Methodologies, 2014, 1 <sup>st</sup> edition, Springer US.   |                 |
| 3.   | Dimitrios Soudris, Christian Pignet, Costas Goutis, Designing CMOS circuits for low Power, 2011, 1 <sup>st</sup> edition, Springer US.   |                 |
| 4.   | Keshab K.Parhi, VLSI Digital Signal Processing Systems: Design and Implementation, 1999, 1 <sup>st</sup> edition, Wiley-Inter Science.   |                 |
| 5.   | Michael Keating, David Flynn, Robert Aitken, Alan Gibbons, Kaijian Shi, Low power methodology manual: for system-on-chip design, 2008, 2 <sup>nd</sup> Edition, Springer Science & Business Media. |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |  |                 |
| Recommended by Board of Studies  | 05-11-2024   |                 |
| Approved by Academic Council   | No. 76   | Date 27-11-2024 |

| Course Code   | Course Title  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BEVD309L  | Testing of VLSI Circuits                              | 3                | 0 | 0 | 3 |
| Pre-requisite   | BECE102L  | Syllabus Version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives</b>  |   |                  |   |   |   |
| This course is aimed to:  |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand the process of testing and its importance in the VLSI design flow.</li> <li>• Learn the fundamentals of VLSI testing such as fault models, fault simulation, test generation etc.</li> <li>• Introduce the concept of modeling and simulation of logic and memory testing.</li> <li>• Familiarize different designs for testability techniques for improving the yield of IC design.</li> </ul>   |   |                  |   |   |   |
| <b>Course Outcomes</b>  |   |                  |   |   |   |
| After completion of the course, the student will be able to:  |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Comprehend different fault models and fault simulation techniques.</li> <li>• Use suitable ATPG methods for testing VLSI circuits.</li> <li>• Apply scan based DFT and Boundary scan to improve testability.</li> <li>• Apply BIST to improve testability.</li> <li>• Effectively use test vector compression and test response compaction techniques to reduce test time and memory storage.</li> <li>• Comprehend different memory fault models and test algorithms</li> </ul> |   |                  |   |   |   |
| <b>Module:1</b>   | <b>Need and RTL Required for Testing</b>              | <b>7 hours</b>   |   |   |   |
| Importance of Testing - Testing during the VLSI Lifecycle -Challenges in the VLSI Testing, Design Verification, Yield and Reject Rate, Test Generation, Fault Models, Stuck-At Faults, Transistor Faults, Open and Short Faults, Delay Faults and Crosstalk ,Pattern Sensitivity and Coupling Faults, Analog Fault Models Levels of Abstraction in VLSI Testing   |   |                  |   |   |   |
| <b>Module:2</b>   | <b>Fault Modeling and Fault Simulation</b>            | <b>7 hours</b>   |   |   |   |
| Fault Abstraction, Functional Faults, Structural Faults, Structural Gate Level Faults, Issues Related to Gate Level Faults, Fault Collapsing - Fault dropping. Fault Simulation Applications - Fault Coverage - Fault Simulation in Test Generation - Fault Dictionary Creation. Fault Simulation Technologies – Serial, Parallel, and deductive Fault Simulation, PDF Vs TDF   |   |                  |   |   |   |
| <b>Module:3</b>   | <b>Test Pattern Generation Methods and Algorithms</b> | <b>7 hours</b>   |   |   |   |
| Test Generation, Test Generation Process, Fault and Tests. Testability Analysis-SCOAP Controllability and Observability for combinational circuits. Random Test Generation - Combinational Circuit Deterministic Test Generation Algorithms - D-Algorithm, Fault-Independent Test Generation  |   |                  |   |   |   |
| <b>Module:4</b>   | <b>Design for Test by Means of Scan</b>               | <b>6 hours</b>   |   |   |   |
| Making Circuits Testable, Testability Insertion, Full Scan DFT Technique, Scan Architectures, RT Level Scan Design. RTL Scan Design Rule Checking and Repair - RTL Scan Synthesis- RTL Scan Extraction and Scan Verification, Scan Design Rules- Fixing the DRC Violations and recommended solutions BIST Basics, Test  |   |                  |   |   |   |

|  |  |            |                 |
|--|--|------------|-----------------|
| Pattern Generation - Exhaustive Testing, Pseudo-Random Testing, Pseudo-Exhaustive Testing. Output Response Analysis (ORA), BIST Architectures, RT Level BIST Design  |  |            |                 |
| <b>Module:5</b>  | <b>Logic Built-in Self-test (L-BIST)</b>   |            | <b>5 hours</b>  |
| Boundary Scan Basics, Boundary Scan Architecture, Boundary Scan Test Instructions, Board Level Scan Chain Structure, Introduction to IEEE 1687-IJTAG   |  |            |                 |
| <b>Module:6</b>  | <b>Test Compression</b>  |            | <b>6 hours</b>  |
| Test stimulus Compression - Compression Methods, Scan-based Schemes. Decompression Methods - Test Response Compaction - Space Compaction, Time Compaction  |  |            |                 |
| <b>Module:7</b>  | <b>Memory Testing by Means of Memory BIST</b>  |            | <b>5 hours</b>  |
| Memory Testing, Memory Structure, Memory Fault Model, Functional Test Procedures, March Test Algorithms, March C- Algorithm, MATS+ Algorithm, Other March Tests. BIST with Diagnostic Support, RAM Defect Diagnosis and Failure Analysis, Built-In Self-Repair |  |            |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   |            | <b>2 hours</b>  |
| Guest lectures from Industries and R & D Organizations   |  |            |                 |
| <b>Total Lecture Hours:</b>  |  |            | <b>45 hours</b> |
| <b>Text Book(s)</b>  |  |            |                 |
| 1.   | Laung-Terng Wang, Cheng-Wen Wu, and Xiaoqing Wen, VLSI Test Principles and Architectures: Design for Testability, 2006, 1 <sup>st</sup> Edition, Morgan Kaufmann Publishers, USA.      |            |                 |
| 2.   | M. Bushnell and Vishwani Agrawal, Essentials of Electronic Testing for Digital, Memory, and Mixed-Signal VLSI Circuits, Illustrated Edition, 2004, Springer, New York, USA             |            |                 |
| <b>Reference Books</b>   |  |            |                 |
| 1.   | Zainalabedin Navabi, Digital System Test and Testable Design: Using HDL Models and Architectures, 2011, 1 <sup>st</sup> Edition, Springer, New York, USA.                              |            |                 |
| 2.   | Sebastian Huhn and Rolf Drechsler, Design for Testability, Debug and Reliability Next Generation Measures using Formal Techniques, 2021, 1 <sup>st</sup> Edition, Springer, Cham, USA. |            |                 |
| 3.   | Santanu Chattopadhyay, Thermal-Aware Testing of Digital VLSI Circuits and Systems, 2020, 1 <sup>st</sup> Edition, CRC Press, USA.  |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.  |  |            |                 |
| Recommended by Board of Studies  |  | 05-11-2024 |                 |
| Approved by Academic Council   |  | No. 76     | Date 27-11-2024 |

| Course Code  | Course Title  | L                | T | P | C |
|--|---|------------------|---|---|---|
| BEVD311L   | VLSI Digital Signal Processing Systems                | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD203L  | Syllabus Version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |   |                  |   |   |   |
| This course is aimed to:   |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Comprehensive coverage of requirements, representation, and implementation aspects of DSP systems.</li> <li>2. Detailed understanding and application of architectural optimizations and transformations of DSP algorithms.</li> <li>3. Implement DSP algorithms in hardware, including finite impulse response (FIR) filters, infinite impulse response (IIR) filters, and other common DSP functions.</li> <li>4. Effects of pipelining, parallel processing, and finite word length effects of a DSP architecture.</li> </ol> |   |                  |   |   |   |
| <b>Course Outcomes</b>   |   |                  |   |   |   |
| After completion of the course, the student will be able to:   |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand the design requirements and representation of DSP algorithms.</li> <li>• Calculate iteration bound and analyze the effects of pipelining and parallel processing.</li> <li>• Understand and apply retiming techniques on a given DSP architecture.</li> <li>• Understand and apply unfolding techniques on a given DSP architecture.</li> <li>• Understand and apply folding techniques on a given DSP architecture.</li> <li>• Analyze a DSP architecture's finite word length effects and scaling.</li> </ul>        |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Review of Digital Signal Processing Algorithms</b> | <b>5 hours</b>   |   |   |   |
| Typical DSP Algorithms – DSP Application Demands and Scaled CMOS Technologies – Representations of DSP Algorithms.   |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Iteration Bound</b>                                | <b>6 hours</b>   |   |   |   |
| Data-Flow Graph Representations – Loop Bound and Iteration Bound – Algorithms for Computing Iteration Bound – Longest Path Matrix and Multiple Cycle Mean algorithms – Iteration Bound of Multi-rate Data Flow Graphs.   |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Pipelining and Parallel Processing</b>             | <b>6 hours</b>   |   |   |   |
| Pipelining of FIR Digital Filters – Parallel Processing – Pipelining and Parallel Processing for Low Power – Combined Pipelining and Parallel Processing.  |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Retiming</b>                                       | <b>7 hours</b>   |   |   |   |
| Definitions and Properties of Retiming – Solving Systems of Inequalities – The Bellman-Ford Algorithm – Retiming Techniques: Cutset Retiming and Pipelining.   |   |                  |   |   |   |
| <b>Module:5</b>  | <b>Unfolding</b>                                      | <b>7 hours</b>   |   |   |   |
| An Algorithm for Unfolding – Properties of Unfolding – Critical Path – Unfolding and Retiming – Applications of Unfolding.   |   |                  |   |   |   |

|   |   |                 |
|---|---|-----------------|
| <b>Module:6</b>   | <b>Folding</b>  | <b>6 hours</b>  |
| Introduction – Folding Transformation, Register Minimization Techniques – Register Minimization in Folded Architectures – Folding for Multirate Systems.  |   |                 |
| <b>Module:7</b>   | <b>Scaling and Rounding Noise</b>   | <b>6 hours</b>  |
| Scaling and Rounding Noise – State Variable Description of Digital Filters, Scaling and Rounding Noise Computation – Rounding Noise in Pipelined IIR Filters – Roundoff Noise Computation using State Variable Description. |   |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  | <b>2 hours</b>  |
| Guest lectures from Industries and R & D Organizations  |   |                 |
| <b>Total Lecture Hours:</b>   |   | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |                 |
| 1.  | Parhi, Keshab, VLSI digital signal processing systems: design and implementation, 2007, 1 <sup>st</sup> edition, Wiley India Pvt. Ltd.    |                 |
| 2.  | Shoab Ahmed Khan, Digital Design of Signal Processing Systems: A Practical Approach, 2011, 1 <sup>st</sup> edition, Wiley India Pvt. Ltd. |                 |
| <b>Reference Books</b>  |   |                 |
| 1.  | Li Tan, Jean Jiang, Digital Signal Processing: Fundamentals and Applications, 2018, 3 <sup>rd</sup> edition, Cambridge University Press   |                 |
| 2.  | John G. Proakis, Dimitris G. Manolakis, Digital Signal Processing, 2018, 4 <sup>th</sup> edition, Pearson, United Kingdom.                |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |   |                 |
| Recommended by Board of Studies   | 05-11-2024  |                 |
| Approved by Academic Council  | No. 76  | Date 27-11-2024 |

| Course Code   | Course Title  | L                | T | P | C |
|---|---|------------------|---|---|---|
| BEVD313L  | Computational Techniques  | 2                | 1 | 0 | 3 |
| Pre-requisite   | BEVD206L, BEVD206P  | Syllabus Version |   |   |   |
|   |   | 1.0              |   |   |   |
| <b>Course Objectives</b>  |   |                  |   |   |   |
| This course is aimed to:  |   |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Enable students to understand the principles of semiconductor transport as applied to understanding device operation from a physical standpoint.</li> <li>2. Understand how advanced scientific modeling and simulation can pave the way for semiconductor device optimization and discovery</li> <li>3. Understand the essential physical processes governing the operation of current state-of-the-art semiconductor devices.</li> <li>4. Enable students to develop simulation software for modeling arbitrary device structures.</li> </ol> |   |                  |   |   |   |
| <b>Course Outcomes</b>  |   |                  |   |   |   |
| After completion of the course, the student will be able to:  |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Apply various essential numerical methods in semiconductor device simulation.</li> <li>• Apply semiclassical and quantum transport models to simulate various charge transport conditions.</li> <li>• Understand electrostatic conditions for different types of device structures.</li> <li>• Extract bandgap and effective masses from band structures.</li> <li>• Analyze various scattering processes and mobility models</li> <li>• Estimate the semiconductor device's thermal conductivity and optical parameters</li> </ul>              |   |                  |   |   |   |
| <b>Module:1</b>   | <b>Introduction and Essential Numerical Methods</b>             | <b>7 hours</b>   |   |   |   |
| The importance of computational techniques; different classes of semiconductor devices; and understanding the meaning of device theory-modeling-simulation (TMS) approaches to problem-solving and decision-making; Numerical methods: Finding roots, integration, and differentiation; Solving differential equations: Discretization into a matrix equation, solving matrices, eigenvalues, and eigenvectors.   |   |                  |   |   |   |
| <b>Module:2</b>   | <b>Fundamentals Of Carrier Transport Models</b>                 | <b>5 hours</b>   |   |   |   |
| Drude's model, Landauer's model, ballistic transport, Wave equations<br>Quantum transport equations, Boltzmann Transport Equation, Drift-Diffusion model<br>Hydrodynamic model and Ballistic model.   |   |                  |   |   |   |
| <b>Module:3</b>   | <b>Modeling Electrostatics And Solving Continuity Equations</b> | <b>8 hours</b>   |   |   |   |
| Poisson's equation, Analytical solution, Numerical solution: Discretization, Boundary conditions, Matrix inversion; Solving continuity equations: Numerical solutions of the electron-hole continuity equations. Working assignment on DD transport in PN junction Diode, and MOSFET using MATLAB/TCAD.   |   |                  |   |   |   |
| <b>Module:4</b>   | <b>Electronic Bandstructure Calculation</b>                     | <b>8 hours</b>   |   |   |   |

|   |   |            |                 |
|---|---|------------|-----------------|
| Numerical solution of Schrödinger equation, Wave packet dynamics, Periodic potential, and the Kronig-Penny model; Bandstructure calculation using the tight-binding method: Theory, implementation, case study on a silicon and graphene lattice, Electron density of states, and effective mass. |   |            |                 |
| <b>Module:5</b>   | <b>Modeling Scattering Processes And Carrier Mobility</b>   |            | <b>5 hours</b>  |
| Phonon modes, Perturbation theory, Scattering rate calculation, RTA, and Rhode's iterative method for mobility modeling and Various mobility models   |   |            |                 |
| <b>Module:6</b>   | <b>Thermoelectrics</b>  |            | <b>5 hours</b>  |
| Thermal conductivity, Self-heating in semiconductor devices, and ZT figure-of-merit of thermoelectric devices.  |   |            |                 |
| <b>Module:7</b>   | <b>Fundamentals Of Optical Processes:</b>   |            | <b>5 hours</b>  |
| Optical transition rate, Internal and external quantum efficiency, Efficiency droop, and lumen depreciation.  |   |            |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  |            | <b>2 hours</b>  |
| Guest lectures from Industries and R & D Organizations  |   |            |                 |
| <b>Total Lecture Hours:</b>   |   |            | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |            |                 |
| 1.  | Dragica Vasileska, Stephen M. Goodnick, and Gerhard Klimeck, Computational Electronics: Semiclassical and Quantum Device Modeling and Simulation, 2010, 1 <sup>st</sup> edition, CRC Press. |            |                 |
| <b>Reference Books</b>  |   |            |                 |
| 1.  | Mark Lundstorm, Jing Guo, Nanoscale Transistors: Device Physics, Modeling and Simulation, 2005, 1 <sup>st</sup> edition, Springer.  |            |                 |
| 2.  | Mark Lundstorm, Fundamentals of Carrier Transport 2009, 2 <sup>nd</sup> edition, Cambridge University Press.  |            |                 |
| 3.  | John E. Savage, Models of Computation: Exploring the Power of Computing, Addison-Wesley, 2023, online edition, Brown University.  |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |   |            |                 |
| Recommended by Board of Studies   |   | 05-11-2024 |                 |
| Approved by Academic Council  |   | No. 76     | Date 27-11-2024 |

| Course Code  | Course Title                       | L                | T | P | C              |
|--|------------------------------------|------------------|---|---|----------------|
| BEVD314L   | Mixed Signal Circuit Design        | 3                | 0 | 0 | 3              |
| Pre-requisite  | BEVD204L, BEVD204P                 | Syllabus Version |   |   |                |
|  |                                    | 1.0              |   |   |                |
| <b>Course Objectives</b>   |                                    |                  |   |   |                |
| This course is aimed to:   |                                    |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Introduce the design aspects of dynamic analog circuits and analog-digital interface electronics in CMOS technology.</li> <li>2. Understanding switched capacitor circuits.</li> <li>3. Understanding the Nyquist rate ADC &amp; DAC architectures.</li> <li>4. Familiarization of oversampling converters.</li> </ol>   |                                    |                  |   |   |                |
| <b>Course Outcomes</b>   |                                    |                  |   |   |                |
| After completion of the course, the student will be able to:   |                                    |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Design Sample and Hold Circuits using MOSFETs and OP-AMP.</li> <li>2. Design and Analyze Comparator Circuits</li> <li>3. Design and Analyze Switched Capacitor Circuits.</li> <li>4. Understand basics of Data Converters.</li> <li>5. Understand about Nyquist-rate D/A converters, Nyquist-rate A/D converters and Oversampling converters.</li> <li>6. Design and implement data converters.</li> </ol> |                                    |                  |   |   |                |
| <b>Module:1</b>  | <b>Sample-and-hold circuits</b>    |                  |   |   | <b>5 hours</b> |
| Introduction– Performance of Sample-and-Hold Circuits, Testing Sample and Holds, MOS Sample-and-Hold Basics, Examples of CMOS S/H Circuits.  |                                    |                  |   |   |                |
| <b>Module:2</b>  | <b>Introduction to Comparators</b> |                  |   |   | <b>5 hours</b> |
| Comparator Specifications, Using an Opamp for a Comparator, Charge-Injection Errors, Latched Comparators, Examples of CMOS and BiCMOS Comparators.   |                                    |                  |   |   |                |
| <b>Module:3</b>  | <b>Switched-capacitor circuits</b> |                  |   |   | <b>6 hours</b> |
| Basic Building Blocks, Basic Operation and Analysis, Noise in Switched-Capacitor Circuits, First-Order Filters, Biquad Filters, Charge Injection, Switched-Capacitor Gain Circuits.  |                                    |                  |   |   |                |
| <b>Module:4</b>  | <b>Data converter metrics</b>      |                  |   |   | <b>5 hours</b> |
| Ideal D/A Converter, Ideal A/D Converter, Quantization Noise, Signed Codes, Performance Limitations, Resolution, Offset and Gain Error, Accuracy and Linearity.  |                                    |                  |   |   |                |
| <b>Module:5</b>  | <b>A/D converters</b>              |                  |   |   | <b>7 hours</b> |
| Flash Converters, Two-Step A/D Converters, Time-Interleaved A/D Converters, Successive-Approximation Converters, Pipelined A/D Converters.   |                                    |                  |   |   |                |
| <b>Module:6</b>  | <b>D/A converters</b>              |                  |   |   | <b>7 hours</b> |
| Resistor String DAC, R - 2R DAC, Current Steering DAC, Charge Scaling DAC, Pipelined DAC.  |                                    |                  |   |   |                |
| <b>Module:7</b>  | <b>Oversampling converters</b>     |                  |   |   | <b>8 hours</b> |
| Oversampling without Noise Shaping, Oversampling with Noise Shaping, System  |                                    |                  |   |   |                |

|   |   |            |                 |
|---|---|------------|-----------------|
| Architectures, Digital Decimation Filters, Higher-Order Modulators, Bandpass Oversampling Converters, Practical Considerations. |   |            |                 |
| <b>Module:8 Contemporary issues</b>   |   |            | <b>2 hours</b>  |
| Guest lectures from Industries and R&D Organizations.   |   |            |                 |
| <b>Total Lecture hours:</b>   |   |            | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |            |                 |
| 1.  | David Johns and Ken Martin, Analog Integrated Circuit Design, 2012, 2 <sup>nd</sup> edition John Wiley & Sons Inc.              |            |                 |
| 2.  | R. Jacob Baker CMOS Circuit Design, Layout, and Simulation, 2019, 4 <sup>th</sup> edition, Wiley-IEEE Press.                    |            |                 |
| <b>Reference Books</b>  |   |            |                 |
| 1.  | Ahmed M.A. Ali, High Speed Data Converters, 2016, 1 <sup>st</sup> edition, IET Materials, Circuits & Devices.                   |            |                 |
| 2.  | S.Pavan, R. Schreier and Gabor.C.Temes, Understanding Delta – Sigma Data Converters, 2017, 1 <sup>st</sup> edition, IEEE Press. |            |                 |
| 3.  | R. Jacob Baker Mixed-Signal Circuit Design, 2008, 2 <sup>nd</sup> edition, Wiley-IEEE Press.                                    |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.                             |   |            |                 |
| Recommended by Board of Studies   |   | 05-11-2024 |                 |
| Approved by Academic Council  |   | No. 76     | Date 27-11-2024 |

| Course Code  | Course Title                         | L                | T | P | C              |
|--|--------------------------------------|------------------|---|---|----------------|
| BEVD315L   | CMOS RF IC Design                    | 3                | 0 | 0 | 3              |
| Pre-requisite  | BEVD304L, BEVD304P                   | Syllabus Version |   |   |                |
|  |                                      | 1.0              |   |   |                |
| <b>Course Objectives</b>   |                                      |                  |   |   |                |
| This course is aimed to:   |                                      |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Familiarize with the basic design parameters in radio frequency integrated circuits.</li> <li>2. Understand the design of transceivers.</li> <li>3. Familiarize the design of integrated radio frequency front-end circuits</li> <li>4. Familiarize basic PLL architecture and frequency synthesizer.</li> </ol> |                                      |                  |   |   |                |
| <b>Course Outcomes</b>   |                                      |                  |   |   |                |
| After completion of the course, the student will be able to:   |                                      |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Understand the concepts of RFIC Design.</li> <li>2. Understand RF transceiver architectures.</li> <li>3. Analyze Low Noise amplifiers.</li> <li>4. Analyze Mixers for transceivers.</li> <li>5. Understand power amplifier topologies.</li> <li>6. Understand VCOs and PLL architecture.</li> </ol>              |                                      |                  |   |   |                |
| <b>Module:1</b>  | <b>Basic Concepts in RFIC Design</b> |                  |   |   | <b>6 hours</b> |
| MOSFET behavior at RF frequencies- Nonlinearity- Harmonic Distortion Compression, Intermodulation, Noise- Device noise, noise in circuits, Impedance Transformation- Scattering parameters, Matching networks, Passive impedance transformation.   |                                      |                  |   |   |                |
| <b>Module:2</b>  | <b>Transceiver Architectures</b>     |                  |   |   | <b>6 hours</b> |
| Transmitter architectures- Direct-Conversion Transmitters, Heterodyne Transmitters, Receiver Architecture- Basic Heterodyne Receivers, Direct-Conversion Receivers.  |                                      |                  |   |   |                |
| <b>Module:3</b>  | <b>Low Noise Amplifiers</b>          |                  |   |   | <b>8 hours</b> |
| LNA performance parameters, Low Noise Amplifier Topologies- Common Source LNA - Common Gate LNA - Cascode LNA.   |                                      |                  |   |   |                |
| <b>Module:4</b>  | <b>Mixers</b>                        |                  |   |   | <b>8 hours</b> |
| Mixer Design parameters, Single balanced and double balanced mixer, Passive down-conversion Mixers, Active down-conversion mixers-Current steering mixer.  |                                      |                  |   |   |                |
| <b>Module:5</b>  | <b>RF Power Amplifiers</b>           |                  |   |   | <b>5 hours</b> |
| General considerations, Class D, Class E, Class F power amplifiers.  |                                      |                  |   |   |                |
| <b>Module:6</b>  | <b>Phase Locked Loop</b>             |                  |   |   | <b>5 hours</b> |
| Building blocks of PLL, Type-I and Type-II PLL Architectures, Noise in PLL, Applications of PLL.   |                                      |                  |   |   |                |
| <b>Module:7</b>  | <b>VCO and Frequency Synthesizer</b> |                  |   |   | <b>5 hours</b> |
| Basic principle- Cross coupled Oscillator, LC VCOs with wide tuning range, VCO phase noise, Integer-N frequency synthesizer, fractional-N frequency synthesizer.   |                                      |                  |   |   |                |

|   |   |                                      |
|---|---|--------------------------------------|
| <b>Module:8</b>   | <b>Contemporary issues</b>  | <b>2 hours</b>                       |
| Guest lectures from Industries and R&D Organizations.   |   |                                      |
|   |   | <b>Total Lecture hours: 45 hours</b> |
| <b>Text Book(s)</b>   |   |                                      |
| 1.  | Behzad Razavi, RF Microelectronics, 2012, 2 <sup>nd</sup> edition, Prentice Hall.   |                                      |
| 2.  | Thomas H. Lee, The design of CMOS Radio-Frequency Integrated Circuits, 2006, 2 <sup>nd</sup> edition, Cambridge University press. |                                      |
| <b>Reference Books</b>  |   |                                      |
| 1.  | <u>Hooman Darabi</u> Radio Frequency Integrated Circuits and Systems, 2020, 2 <sup>nd</sup> edition, Cambridge University Press.  |                                      |
| 2.  | Bosco Leung, VLSI for Wireless Communication, 2011, 2 <sup>nd</sup> edition, Springer.  |                                      |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test. |   |                                      |
| Recommended by Board of Studies   | 05-11-2024  |                                      |
| Approved by Academic Council  | No. 76  | Date 27-11-2024                      |

| Course Code   | Course Title                               | L                                       | T    | P          | C |
|---|--|---|------|------------|---|
| BEVD391J  | Technical Answers to Real Problems Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL  | Syllabus Version                        |      |            |   |
|   |  | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |  |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. To gain an understanding of real-life issues faced by society.</li> <li>2. To study appropriate technologies in order to find a solution to real life issues.</li> <li>3. Students will design system components intended to solve a real-life issue.</li> </ol>  |  |   |      |            |   |
| <b>Course Outcomes:</b>   |  |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Identify real life issue(s) faced by society.</li> <li>2. Apply appropriate technologies to suggest a solution to the identified issue(s).</li> <li>3. Design the related system components/processes intended to provide a solution to the identified issue(s).</li> </ol>   |  |   |      |            |   |
| <b>Module Content</b>   |  | <b>(Project Duration: One Semester)</b> |      |            |   |
| <ol style="list-style-type: none"> <li>1. Students are expected to perform a survey and interact with society to find out the real life issues.</li> <li>2. Logical steps with the application of appropriate technologies should be suggested to solve the identified issues.</li> <li>3. Subsequently the student should design the related system components or processes which is intended to provide the solution to the identified real-life issues.</li> </ol>   |  |   |      |            |   |
| <b>General Guidelines:</b>  |  |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Identification of real-life problems</li> <li>2. Field visits can be arranged by the faculty concerned</li> <li>3. Maximum of 3 students can form a team (within the same/different discipline)</li> <li>4. Minimum of eight hours on self-managed team activity</li> <li>5. Appropriate scientific methodologies to be utilized to solve the identified issue</li> <li>6. Solution should be in the form of fabrication/coding/modelling/product design/process design/relevant scientific methodology(ies)</li> <li>7. Consolidated report to be submitted for assessment</li> <li>8. Participation, involvement and contribution in group discussions during the contact hours will be used as the modalities for the continuous assessment of the theory component</li> <li>9. Project outcome to be evaluated in terms of technical, economical, social, environmental, political and demographic feasibility</li> <li>10. Contribution of each group member to be assessed</li> </ol> |  |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.  |  |   |      |            |   |
| Assessment on the project – Mark weightage of 20:30:50  |  |   |      |            |   |
| – Report to be submitted, presentation and project reviews  |  |   |      |            |   |
| Recommended by Board of Studies   |  | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |  | No. 76                                  | Date | 27-11-2024 |   |

| Course Code   | Course Title   | L                                       | T    | P          | C |
|---|----------------|---|------|------------|---|
| BEVD392J  | Design Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL            | Syllabus Version                        |      |            |   |
|   |                | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |                |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Students will be able to upgrade a prototype to a design prototype.</li> <li>2. Describe and demonstrate the techniques and skills necessary for the project.</li> <li>3. Acquire knowledge and better understanding of design systems.</li> </ol>  |                |   |      |            |   |
| <b>Course Outcomes:</b>   |                |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Develop new skills and demonstrate the ability to upgrade a prototype to a design prototype or working model.</li> <li>2. Utilize the techniques, skills, and modern tools necessary for the project.</li> <li>3. Synthesize knowledge and use insight and creativity to better understand and improve design systems.</li> </ol> |                |   |      |            |   |
| <b>Module Content:</b>  |                | <b>(Project Duration: One Semester)</b> |      |            |   |
| Students are expected to develop new skills and demonstrate the ability to develop prototypes to design prototype or working models related to an engineering product or a process.   |                |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.<br>Assessment on the project – Mark weightage of 20:30:50<br>– Report to be submitted, presentation and project reviews.   |                |   |      |            |   |
| Recommended by Board of Studies   |                | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |                | No. 76                                  | Date | 27-11-2024 |   |

| Course Code   | Course Title       | L                                       | T    | P          | C |
|---|--------------------|---|------|------------|---|
| BEVD393J  | Laboratory Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL                | Syllabus Version                        |      |            |   |
|   |                    | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |                    |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. The student will be able to conduct experiments on the concepts already learnt.</li> <li>2. Analyse experimental data.</li> <li>3. Present the results with appropriate interpretation.</li> </ol>  |                    |   |      |            |   |
| <b>Course Outcomes:</b>   |                    |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Design and conduct experiments in order to gain hands-on experience on the concepts already studied.</li> <li>2. Analyse and interpret experimental data.</li> <li>3. Write clear and concise technical reports and research articles.</li> </ol>   |                    |   |      |            |   |
| <b>Module Content</b>   |                    | <b>(Project Duration: One Semester)</b> |      |            |   |
| <p>Students are expected to perform experiments and gain hands-on experience on the theory courses they have already studied or registered in the ongoing semester. The theory course registered is not expected to have laboratory component and the student is expected to register with the same faculty who handled the theory course. This is mostly applicable to the elective courses. The nature of the laboratory experiments is depended on the course.</p> |                    |   |      |            |   |
| <p><b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.<br/> Assessment on the project – Mark weightage of 20:30:50<br/> – Report to be submitted, presentation and project reviews.</p>  |                    |   |      |            |   |
| Recommended by Board of Studies   |                    | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |                    | No. 76                                  | Date | 27-11-2024 |   |

| Course Code   | Course Title                | L                                       | T    | P          | C |
|---|-----------------------------|---|------|------------|---|
| BEVD394J  | Product Development Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL                         | Syllabus Version                        |      |            |   |
|   |                             | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |                             |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Students will be able to translate a prototype to a useful product.</li> <li>2. Apply relevant codes and standards during product development.</li> <li>3. The student will be able to present his results by means of clear technical reports.</li> </ol>  |                             |   |      |            |   |
| <b>Course Outcomes:</b>   |                             |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Demonstrate the ability to translate the developed prototype/working model to a viable product useful to society/industry.</li> <li>2. Apply the appropriate codes/regulations/standards during product development.</li> <li>3. Write clear and concise technical reports and research articles</li> </ol> |                             |   |      |            |   |
| <b>Module Content:</b>  |                             | <b>(Project Duration: One Semester)</b> |      |            |   |
| Students are expected to translate the developed prototypes / working models into a product which has application to society or industry.   |                             |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.<br>Assessment on the project – Mark weightage of 20:30:50<br>– Report to be submitted, presentation and project reviews  |                             |   |      |            |   |
| Recommended by Board of Studies   |                             | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |                             | No. 76                                  | Date | 27-11-2024 |   |

| Course Code   | Course Title   | L                                       | T    | P          | C |
|---|----------------|---|------|------------|---|
| BEVD396J  | Reading Course | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL            | Syllabus Version                        |      |            |   |
|   |                | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |                |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. The student will be able to analyse and interpret published literature for information pertaining to niche areas.</li> <li>2. Scrutinize technical literature and arrive at conclusions.</li> <li>3. Use insight and creativity for a better understanding of the domain of interest.</li> </ol>  |                |   |      |            |   |
| <b>Course Outcomes:</b>   |                |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Retrieve, analyse, and interpret published literature/books providing information related to niche areas/focused domains.</li> <li>2. Examine technical literature, resolve ambiguity, and develop conclusions.</li> <li>3. Synthesize knowledge and use insight and creativity to better understand the domain of interest.</li> </ol> |                |   |      |            |   |
| <b>Module Content:</b>  |                | <b>(Project Duration: One Semester)</b> |      |            |   |
| This is oriented towards reading published literature or books related to niche areas or focussed domains under the guidance of a faculty.  |                |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.<br>Assessment on the project – Mark weightage of 20:30:50<br>– Report to be submitted, presentation and project reviews.   |                |   |      |            |   |
| Recommended by Board of Studies   |                | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |                | No. 76                                  | Date | 27-11-2024 |   |

| Course Code  | Course Title    | L                                       | T    | P          | C |
|--|-----------------|---|------|------------|---|
| BEVD397J   | Special Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite  | NIL             | Syllabus Version                        |      |            |   |
|  |                 | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>  |                 |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Students will be able to identify and solve problems in a time-bound manner.</li> <li>2. Describe major approaches and findings in the area of interest.</li> <li>3. Present the results in a clear and concise manner.</li> </ol>   |                 |   |      |            |   |
| <b>Course Outcomes:</b>  |                 |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. To identify, formulate, and solve problems using appropriate information and approaches in a time-bound manner.</li> <li>2. To demonstrate an understanding of major approaches, concepts, and current research findings in the area of interest.</li> <li>3. Write clear and concise research articles for publication in conference proceedings/peer-reviewed journals.</li> </ol> |                 |   |      |            |   |
| <b>Module Content:</b>   |                 | <b>(Project Duration: One Semester)</b> |      |            |   |
| <p>This is an open-ended course in which the student is expected to work on a time bound research project under the supervision of a faculty. The result may be a tangible output in terms of publication of research articles in a conference proceeding or in a peer-reviewed Scopus indexed journal.</p>  |                 |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.   |                 |   |      |            |   |
| Assessment on the project – Mark weightage of 20:30:50   |                 |   |      |            |   |
| – Project report to be submitted, presentation and project reviews.  |                 |   |      |            |   |
| Recommended by Board of Studies  |                 | 05-11-2024                              |      |            |   |
| Approved by Academic Council   |                 | No. 76                                  | Date | 27-11-2024 |   |

| Course Code   | Course Title       | L                                       | T    | P          | C |
|---|--------------------|---|------|------------|---|
| BEVD398J  | Simulation Project | 0                                       | 0    | 0          | 3 |
| Pre-requisite   | NIL                | Syllabus Version                        |      |            |   |
|   |                    | 1.0                                     |      |            |   |
| <b>Course Objectives:</b>   |                    |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Students will be able to simulate a real system.</li> <li>2. Identify the variables which affect the system.</li> <li>3. Describe the performance of a real system.</li> </ol>  |                    |   |      |            |   |
| <b>Course Outcomes:</b>   |                    |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Demonstrate the ability to simulate and critically analyse the working of a real system.</li> <li>2. Identify and study the different variables which affect the system elaborately.</li> <li>3. Evaluate the impact and performance of the real system.</li> </ol>                   |                    |   |      |            |   |
| <b>Module Content:</b>  |                    | <b>(Project Duration: One Semester)</b> |      |            |   |
| <p>The student is expected to simulate and critically analyse the working of a real system. Role of different variables which affect the system has to be studied extensively such that the impact of each step in the process is understood, thereby the performance of each step of the engineering process is evaluated.</p> |                    |   |      |            |   |
| <b>Mode of Evaluation:</b> Evaluation involves periodic reviews by the faculty with whom the student has registered.  |                    |   |      |            |   |
| Assessment on the project – Mark weightage of 20:30:50  |                    |   |      |            |   |
| – project report to be submitted, presentation and project reviews.   |                    |   |      |            |   |
| Recommended by Board of Studies   |                    | 05-11-2024                              |      |            |   |
| Approved by Academic Council  |                    | No. 76                                  | Date | 27-11-2024 |   |

| Course Code  | Course Title  | L                | T | P | C |
|--|---|------------------|---|---|---|
| BEVD402L   | AI and Machine Learning for IC  | 3                | 0 | 0 | 3 |
| Pre-requisite  | NIL   | Syllabus Version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |   |                  |   |   |   |
| <p>This course is aimed at:</p> <ol style="list-style-type: none"> <li>1. Understand the importance of Machine learning in IC design.</li> <li>2. Explore the application of ML techniques in the development of compact lithographic process models and effective mask synthesis for semiconductor manufacturing.</li> <li>3. Understand and examine the role of ML in physical verification, mask synthesis, and physical design, focusing on optimization and enhancement of VLSI CAD tools.</li> <li>4. Analyze the performance and efficiency of various AI and ML approaches in the context of IC design.</li> </ol>   |   |                  |   |   |   |
| <b>Course Outcomes</b>   |   |                  |   |   |   |
| <p>After completion of the course, the student will be able to:</p> <ol style="list-style-type: none"> <li>1. Apply the concepts of AI and ML in the context of VLSI CAD to solve real-world engineering problems in IC design.</li> <li>2. Develop and implement compact lithographic process models using machine learning techniques.</li> <li>3. Apply ML methods for physical verification and synthesis of VLSI designs, improving design accuracy and performance.</li> <li>4. Design and evaluate VLSI chip testing protocols incorporating machine learning for enhanced defect detection and process monitoring.</li> <li>5. Employ machine learning techniques for system optimization and perform uncertainty quantification for integrated systems.</li> <li>6. Design energy-efficient machine learning hardware, understanding the trade-offs between performance and power consumption in advanced VLSI applications.</li> </ol> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Introduction to AI and ML in VLSI CAD</b>  | <b>8 hours</b>   |   |   |   |
| Review of IC design flow, Artificial Intelligence Techniques and its applications, Level of models, Criteria of success, Intelligent Agents, Nature of Agents, Learning Agents. AI Techniques, Advantages and Limitations of AI, Impact and Examples of AI, Application domains of AI. Machine Learning Taxonomy- Unsupervised, Supervised, and Semi supervised Learning- Discriminative Versus Generative Methods- VLSI CAD Abstraction Levels.   |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Machine learning for compact Lithographic Process Model and Mask Synthesis</b>     | <b>8 hours</b>   |   |   |   |
| Introduction-The Lithographic Patterning Process- Machine Learning of Compact Process Models- Neural Network Compact Patterning Models- Machine Learning-Guided optical proximity correction (OPC)- Machine Learning-Guided Etch proximity correction (EPC).   |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Machine Learning in Physical Verification, Mask Synthesis, and Physical Design</b> | <b>5 hours</b>   |   |   |   |
| Machine Learning in Physical Verification- Layout Feature Extraction and Encoding, Machine Learning Models for Hotspot Detection- Machine Learning in Mask Synthesis, Mask Synthesis Flow, Machine Learning for Sub-resolution Assist  |   |                  |   |   |   |

|   |  |                             |                 |
|---|--|-----------------------------|-----------------|
| Features, Machine Learning for Optical Proximity Correction- Machine Learning in Physical Design  |  |                             |                 |
| <b>Module:4</b>   | <b>VLSI Chip Testing and Semiconductor Manufacturing Process Monitoring and Improvement</b>  | <b>6 hours</b>              |                 |
| Introduction to VLSI Chip Testing and Semiconductor Manufacturing Process Monitoring and Improvement- Machine Learning for Chip Testing and Yield Optimization- Hierarchical Multitask Learning for Wafer Quality Prediction- Co-clustering Structural Temporal Data from Semiconductor Manufacturing |  |                             |                 |
| <b>Module:5</b>   | <b>Learning from Limited Data in VLSI CAD</b>  | <b>4 hours</b>              |                 |
| Introduction-Iterative Feature Search- Assumptions in Machine Learning- Traditional Machine Learning-An Adjusted Machine Learning View- A SAT-Based Implementation- Incorporating Domain Knowledge  |  |                             |                 |
| <b>Module:6</b>   | <b>Machine Learning-Based System Optimization and Uncertainty Quantification for Integrated Systems</b>  | <b>4 hours</b>              |                 |
| Introduction-Optimization Oriented Design Flow- Black-Box Optimization-Two-Stage Bayesian Optimization- Co-optimization of Embedded Inductor and Integrated Voltage Regulator-Uncertainty Quantification- Uncertainty Quantification of the IVR Efficiency  |  |                             |                 |
| <b>Module:7</b>   | <b>Energy-Efficient Design of Advanced Machine Learning Hardware</b>   | <b>8 hours</b>              |                 |
| Design Automation Flow, Physical Design and Optimization, Layout and Mask Data Preparation, Verification and Testing.   |  |                             |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b>              |                 |
| Guest lectures from Industries and R & D Organizations  |  |                             |                 |
|   |  | <b>Total Lecture hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |                             |                 |
| 1.  | Stuart Russell and Peter Norvig, Artificial Intelligence: A Modern Approach, 2022, 4 <sup>th</sup> Edition, Pearson Education, UK.   |                             |                 |
| 2.  | Ibrahim M. Elfadel, Duane S. Boning, and Xin Li, Machine learning in VLSI Computer-Aided Design, 2019, 1 <sup>st</sup> Edition, Springer.  |                             |                 |
| <b>Reference Books</b>  |  |                             |                 |
| 1.  | Abhishek Kumar, Suman Lata Tripathi, and K. Srinivasa Rao, Machine Learning Techniques for VLSI Chip Design, 2023, 1 <sup>st</sup> edition, Wiley-Scrivener.                                   |                             |                 |
| 2.  | Laung-Terng Wang, Yao-Wen Chang, Kwang-Ting (Tim) Cheng, Electronic Design Automation: Synthesis, Verification, and Test (Systems on Silicon), 2009, 1 <sup>st</sup> edition, Morgan Kaufmann. |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz, and Final Assessment Test.  |  |                             |                 |
| Recommended by Board of Studies   |  | 05-11-2024                  |                 |
| Approved by Academic Council  | No. 76   | Date                        | 27-11-2024      |

| Course Code  | Course Title  | L                | T | P | C |
|--|---|------------------|---|---|---|
| BEVD403L   | Neuromorphic Computing  | 3                | 0 | 0 | 3 |
| Pre-requisite  | NIL   | Syllabus Version |   |   |   |
|  |   | 1.0              |   |   |   |
| <b>Course Objectives</b>   |   |                  |   |   |   |
| This course is aimed to:   |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand neuromorphic computational paradigms of intelligent systems.</li> <li>• Understand the performance measure of information processing in neuromorphic systems.</li> <li>• Design of Spiking Neural Networks depending on neuron and neural system models</li> <li>• Design of Neuromorphic Systems for computation and machine learning.</li> </ul>   |   |                  |   |   |   |
| <b>Course Outcomes</b>   |   |                  |   |   |   |
| After completion of the course, the student will be able to:   |   |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand the analogy between the neuromorphic systems in nature and the brain inspired artificial intelligence.</li> <li>• Understand the neuron models and spiking neural networks (SNN)</li> <li>• Analyze the types of neural networks with reasoning, context, situation and intelligence in cognitive systems and their test methods.</li> <li>• Have some knowledge on the Neuromorphic VLSI systems</li> <li>• Impart high speed performance with necessary hardware modifications.</li> <li>• Understanding how to implement SNN using various simulation platforms.</li> </ul> |   |                  |   |   |   |
| <b>Module:1</b>  | <b>Introduction to Neuromorphic Computing Systems</b>         | <b>3 hours</b>   |   |   |   |
| Understanding of Neuromorphic Computing, Basic principles of Neuromorphic Computing, Difference from traditional computer architectures and computing paradigms.   |   |                  |   |   |   |
| <b>Module:2</b>  | <b>Neuromorphic System Design Fundamentals and Challenges</b> | <b>5 hours</b>   |   |   |   |
| Neural Networks- Artificial Neural Networks-Spiking Neural Networks-Learning in Spiking Neural Networks, Synapse Memory Technologies, Neurons Communication Network, System Design Domains, Spiking Neuron Models.   |   |                  |   |   |   |
| <b>Module:3</b>  | <b>Learning Paradigms</b>                                     | <b>10 hours</b>  |   |   |   |
| Learning Algorithms-Supervised and unsupervised learning, Introduction to ANN architecture-Multilayer perceptron, Back propagation algorithm, Radial basis function network- Hetero association- Recurrent Neural networks- Hopfield networks- Competitive Learning neural networks, Self-Organizing Map, Learning Vector Quantization.  |   |                  |   |   |   |
| <b>Module:4</b>  | <b>Emerging Memory Devices for Neuromorphic Computing</b>     | <b>7 hours</b>   |   |   |   |
| Memory Technology- SRAM- DRAM- STT- RAM- RRAM- Resistive Crossbar- Change Memory, Other Memory Technologies, Memory for Neuromorphic Systems,  |   |                  |   |   |   |

|   |   |            |                 |
|---|---|------------|-----------------|
| Neuron State Memory, Dynamic NVM Synapse- Learning Related NVM-Conductance Drift in NVM.  |   |            |                 |
| <b>Module:5</b>   | <b>Neuromorphic Systems and Algorithms</b>  |            | <b>5 hours</b>  |
| Neuromorphic VLSI Systems, Neuromorphic Algorithms- Novel Learning Algorithms for Neuromorphic chips, Neuromorphic Sensors and Applications- Neuroelectronic Hybrid system. |   |            |                 |
| <b>Module:6</b>   | <b>Hardware Accelerators and Machine Learning Algorithms</b>  |            | <b>5 hours</b>  |
| Hardware Accelerators for Machine Learning, Spike based Quasi Propagation, Machine Learning for IoT, Machine learning for Edge Computing.                                   |   |            |                 |
| <b>Module:7</b>   | <b>Neural Network Implementation using Python and Verilog</b>   |            | <b>8 hours</b>  |
| Construct Spiking Neural Networks, Simulate Spiking Neural Networks-using python and Verilog, Transform Spiking Neural networks, Visualize Spiking Neural Networks.         |   |            |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>  |            | <b>2 hours</b>  |
| Guest lectures from Industries and R & D Organizations  |   |            |                 |
| <b>Total Lecture Hours:</b>   |   |            | <b>45 hours</b> |
| <b>Text Book(s)</b>   |   |            |                 |
| 1.  | Abderazek Ben Abdallah and Khanh N. Dang, Neuromorphic Computing Principles and Organization, 2022, 1 <sup>st</sup> Edition, Springer, Cham, Switzerland.               |            |                 |
| 2.  | Khaled Salah Mohamed, Neuromorphic Computing and Beyond- Parallel, Approximation, Near Memory, and Quantum, 2020, 1 <sup>st</sup> Edition, Springer, Cham, Switzerland. |            |                 |
| 3.  | Zheng, Nan, Learning in Energy-Efficient Neuromorphic Computing: Algorithm and Architecture Co-Design, 2020, 1 <sup>st</sup> Edition, John Wiley & Sons.                |            |                 |
| <b>Reference Books</b>  |   |            |                 |
| 1.  | Paul Miller, An Introductory Course in Computational Neuroscience, 2018, Illustrated Edition, MIT Press, USA.   |            |                 |
| 2.  | Wulfram Gerstner, Werner M. Kistler, Richard Naud and Liam Paninski, Neuronal Dynamics, 2014, Illustrated Edition, Cambridge University Press, USA.                     |            |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |   |            |                 |
| Recommended by Board of Studies   |   | 05-11-2024 |                 |
| Approved by Academic Council  |   | No. 76     | Date 27-11-2024 |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD405L   | Hardware Security  | 3                | 0 | 0 | 3 |
| Pre-requisite  | BECE102L   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Describe state-of-the-art hardware security techniques and justify their applications and limitations</li> <li>2. Describe the threats against a system from hardware perspective and available countermeasures and apply the knowledge to choose an appropriate set of countermeasures for a certain threat assessment.</li> <li>3. Explain the need of hardware security primitives and justify advantages and disadvantages with the different primitives and choose an appropriate primitive for a specific application</li> </ol> |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completion of the course, the student will be able to:   |  |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand the basics of hardware security for ICs, IPs and systems</li> <li>• Design, optimize and implement block ciphers</li> <li>• Learn the hardware security primitives and their classifications</li> <li>• Acquire adequate knowledge on hardware IP protection and trust</li> <li>• Familiarize malwares towards hardware security</li> <li>• Understand the significance of trust zone in security architecture</li> </ul>  |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Fundamentals of hardware security for Integrated Circuits and Systems</b> | <b>3 hours</b>   |   |   |   |
| Introduction to hardware security, Hardware Security and trust, Attacks, Vulnerabilities and Countermeasures, Introduction to Block Ciphers  |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Hardware Design of Cryptographic Algorithms and their Attacks</b>         | <b>7 hours</b>   |   |   |   |
| Algorithmic and Architectural Optimizations for AES Design- Hardware Implementations for Block Ciphers-Parallel Architecture, Loop Architecture, Pipeline Architecture, Side Channel Analysis-Introduction to Side Channel Analysis, Passive and Active Noninvasive Physical Attacks, Side-Channel Attacks-power, EM, timing and fault attacks   |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Hardware Security Primitives</b>  | <b>7 hours</b>   |   |   |   |
| Physically Unclonable Functions (PUFs)- PUF Preliminaries, PUF Classifications, Common PUF Architectures, PUF Applications, True random number generation (TRNG)- TRNG Preliminaries, Common TRNG Architectures, TRNG Applications   |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Hardware Intellectual Property Trust &amp; Test</b>                       | <b>8 hours</b>   |   |   |   |
| Security and Trust Vulnerabilities in Third-Party IPs , Security Rule Check, Digital Circuit Vulnerabilities to Hardware Trojans, Test-oriented attacks- Scan-Based Attacks, JTAG-Based Attacks  |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Hardware Trojans in IP cores and ICs</b>                                  | <b>6 hours</b>   |   |   |   |

|   |  |                |                 |
|---|--|----------------|-----------------|
| Hardware Trojan Nomenclature and Operating Modes, Countermeasures Such as Design and Manufacturing Techniques to Prevent/Detect Hardware Trojans, Logic Testing and Side-channel Analysis based Techniques for Trojan Detection, Circuit Vulnerabilities to Hardware Trojans. |  |                |                 |
| <b>Module:6</b>   | <b>Counter measures</b>  | <b>7 hours</b> |                 |
| Side-channel resistant designs -SCA countermeasures, FA countermeasures (Fault-tolerance of Cryptographic Hardware), IP Encryption, Logic Obfuscation, Hardware Watermarking, IC Metering PUF-Based Authentication.   |  |                |                 |
| <b>Module:7</b>   | <b>Design for Security -Trust Zone</b>   | <b>5 hours</b> |                 |
| Impact of Hardware Security Compromise on Public Infrastructure -Design for Hardware Trust, Security Architecture- SAMSUNG KNOX,INTEL SGX, ARM (Trust zone)   |  |                |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b> |                 |
| Guest lectures from Industries and R & D Organizations  |  |                |                 |
| <b>Total Lecture Hours:</b>   |  |                | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |                |                 |
| 1.  | Swarup Bhunia, Mark Tehranipoor, Hardware Security: A Hands-on Learning Approach, 2018, 1 <sup>st</sup> edition, Morgan Kaufmann Publishers.           |                |                 |
| 2.  | Debdeep Mukhopadhyay, Rajat Subhra Chakraborty, Hardware Security: Design, Threats, and Safeguards, 2015, 1 <sup>st</sup> edition, CRC Press.          |                |                 |
| <b>Reference Books</b>  |  |                |                 |
| 1.  | Kazuo Sakiyama, Yu Sasaki, Yang Li, Security of Block Ciphers: From Algorithm Design to Hardware Implementation, 2015, 1 <sup>st</sup> edition, Wiley. |                |                 |
| 2.  | Mark Tehranipoor, Prabhat Mishra, Swarup Bhunia (Eds.), Hardware IP Security and Trust, 2017, 1 <sup>st</sup> edition, Springer.                       |                |                 |
| 3.  | Stefan Mangard, Elisabeth Oswald, Thomas Popp: Power analysis attacks - revealing the secrets of smart cards. 2007, 1 <sup>st</sup> edition, Springer. |                |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |  |                |                 |
| Recommended by Board of Studies   |  | 05-11-2024     |                 |
| Approved by Academic Council  |  | No. 76         | Date 27-11-2024 |

| Course Code  | Course Title   | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD406L   | High Speed Interconnects for VLSI Design                   | 3                | 0 | 0 | 3 |
| Pre-requisite  | BECE303L   | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Gain knowledge on VLSI Interconnects &amp; Modeling.</li> <li>• Understand interconnect delays and transmission line parameters.</li> <li>• Classify and understand problems/solutions of novel interconnects.</li> <li>• Explore the characteristics of advanced materials such as Graphene for use in high-speed interconnects.</li> </ul>  |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completion of the course, the student will be able to:   |  |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Understand the basics of VLSI Interconnects, parasitic parameters</li> <li>• Analyze on interconnect delay, frequency loss and modeling requirements</li> <li>• Investigate origin of several interconnect effects and explore techniques for electromagnetic and circuit modeling of these interconnect effects.</li> <li>• Explore into cross talk – Analysis &amp; Reduction</li> <li>• Analyze futuristic interconnects</li> <li>• Identify industry issues and find solutions</li> </ul> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Basics of VLSI Interconnects</b>                        | <b>4 hours</b>   |   |   |   |
| Interconnections for VLSI Applications- Metallic Interconnections- Distributed RC interconnect model, Elmore delay- Elmore delay in interconnects- Elmore delay in RC tree and branched interconnects.   |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Parasitic Resistances, Capacitances and Inductances</b> | <b>6 hours</b>   |   |   |   |
| Parasitic Resistances- General Considerations, Parasitic Inductances- General Considerations, Types- Self, Mutual and other types, Approximate Formulas for Capacitances- Parallel plate capacitance- Fringing Capacitance- Coupling Capacitance, Other methods of Capacitance Extraction.   |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Interconnection Delays</b>                              | <b>6 hours</b>   |   |   |   |
| Metal-Insulator- Semiconductor Microstrip Line Model of an Interconnection, Transmission Line Analysis of Single Level Interconnections- Transmission Line Analysis of Parallel Multilevel Interconnections- Analysis of Crossing Interconnections, Very High Frequency Losses in a Microstrip Interconnection, Compact Expressions for Interconnection Delays, Interconnection Delays in Multilayer Integrated Circuits, Active Interconnections.   |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Modeling of Interconnects</b>                           | <b>8 hours</b>   |   |   |   |
| Equivalent Elmore model for RLC interconnects (Distributed model), Two-pole model of RLC interconnects from ABCD parameters, Simulation of RLC interconnects, Equivalent circuit to simulate skin effect, Thermal modeling with equivalent electrical circuit, Analysis of coupled interconnects- Simulation of RC coupled interconnects,  |  |                  |   |   |   |

|   |  |                |                 |
|---|--|----------------|-----------------|
| Estimation of interconnect parameters from S parameters.  |  |                |                 |
| <b>Module:5</b>   | <b>Cross Talk Analysis</b>   | <b>7 hours</b> |                 |
| Matrix formulation of coupled interconnects, Coupled RLC interconnects, Decoupling of interconnects by diagonalization of matrix, Lumped capacitance approximation Modeling of coupled transmission lines, Reducing cross talk- Techniques for mitigation of cross- talk, Cross-talk and timing jitters in two identical interconnects- Effects of cross-talk and timing jitters. |  |                |                 |
| <b>Module:6</b>   | <b>Modeling Interconnect parameters</b>  | <b>6 hours</b> |                 |
| Quantum properties, Quantum Conductance, Capacitance, Kinetic Inductance, Diameter dependent modeling of CNT Interconnects, Resistance Models, Transmission Line Interconnect Models.   |  |                |                 |
| <b>Module:7</b>   | <b>Novel Interconnects</b>   | <b>6 hours</b> |                 |
| Optical interconnects- Carbon Nano tubes- Graphene nano ribbons- Copper wires, Superconducting interconnects, Nanotechnology interconnects, Silicon nano wires, System issues, Design and Material aspects  |  |                |                 |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b> |                 |
| Guest lectures from Industries and R & D Organizations  |  |                |                 |
| <b>Total Lecture Hours:</b>   |  |                | <b>45 hours</b> |
| <b>Text Book(s)</b>   |  |                |                 |
| 1   | Ashok K. Goel, High-Speed VLSI Interconnections, 2015, 2nd Edition, Wiley Publishers, Hoboken, USA.  |                |                 |
| 2.  | Brajesh K. Kaushik, Manoj K. Majumder, Carbon Nanotube Based VLSI Interconnects: Analysis and Design, 2015, 1 <sup>st</sup> Edition, Springer India  |                |                 |
| <b>Reference Books</b>  |  |                |                 |
| 1   | H.B.Bakoglu, Circuits Interconnections and Packaging for VLSI, 1990, Illustrated Edition, Addison Wesley Publishing Company, USA.                    |                |                 |
| 2   | C.K.Cheng, J.Lillis, S.Lin and N.Chang, Interconnect Analysis and Synthesis, 2008, 1 <sup>st</sup> Edition, Wiley- Interscience, USA.                |                |                 |
| 3   | J.M.Wang and E.S.Kuh, Recent Development in Interconnect Modeling, In: H.Grabinski (Eds)- Interconnects in VLSI Design, 2000, Springer, Boston, USA. |                |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |  |                |                 |
| Recommended by Board of Studies   |  | 05-11-2024     |                 |
| Approved by Academic Council  |  | No. 76         | Date 27-11-2024 |

| Course Code   | Course Title   | L                | T | P | C |
|---|--|------------------|---|---|---|
| BEVD407L  | Stacked IC Design                                    | 3                | 0 | 0 | 3 |
| Pre-requisite   | BECE303L   | Syllabus Version |   |   |   |
|   |  | 1.0              |   |   |   |
| <b>Course Objectives</b>  |  |                  |   |   |   |
| This course is aimed to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Introduce the students with issues in deep submicron CMOS design.</li> <li>2. Acquaint the students with 3-D IC technology and its packaging techniques.</li> <li>3. Equip the students with the knowledge on manufacturing technologies for 3-D IC.</li> <li>4. Familiarize the students with TSV, its electrical properties and fabrication methods.</li> <li>5. Impart knowledge on the physical design aspects of 3-D ICs.</li> </ol> |  |                  |   |   |   |
| <b>Course Outcomes</b>  |  |                  |   |   |   |
| After completion of the course, the student will be able to:  |  |                  |   |   |   |
| <ul style="list-style-type: none"> <li>• Interpret the issues in deep submicron CMOS design.</li> <li>• Understand the 3-D Technology and Packaging Techniques.</li> <li>• Apprehend the manufacturing technologies for 3-D ICs.</li> <li>• Understand the electrical properties and fabrication of TSV.</li> <li>• Realize the physical design and thermal modeling for 3-D ICs.</li> <li>• Investigate the power delivery for 3-D ICs.</li> </ul>                                 |  |                  |   |   |   |
| <b>Module:1</b>   | <b>Issues in Deep Submicron CMOS Design</b>          | <b>6 hours</b>   |   |   |   |
| Scaling issue, Interconnect issues, Mixed Signal Design of Deep Submicron Devices- ESD reliability of Deep Submicron Devices, Power Dissipation and Thermal problems, Design of Heat Sinks for Deep submicron IC's.   |  |                  |   |   |   |
| <b>Module:2</b>   | <b>3-D Technology and Packaging Techniques</b>       | <b>6 hours</b>   |   |   |   |
| Silicon Interposer Technology, Through Silicon Vias (TSVs), Hybrid packaging technique, Silicon-Less Interconnect Technology, 3D Integrated Architectures.  |  |                  |   |   |   |
| <b>Module:3</b>   | <b>Manufacturing Technologies for 3-D IC</b>         | <b>6 hours</b>   |   |   |   |
| Monolithic 3-D IC: Laser Crystallization, Double-Gate MOSFET for stacked 3-D ICs, 3-D ICs with TSV- Wafer level integration, Contactless 3-D ICs.   |  |                  |   |   |   |
| <b>Module:4</b>   | <b>Electrical Properties of Through Silicon Vias</b> | <b>5 hours</b>   |   |   |   |
| Physical characteristics of TSV, Electrical model of TSV, Modeling a 3-D via as a Cylinder, Compact models (R, L, G, C).  |  |                  |   |   |   |
| <b>Module:5</b>   | <b>Materials and Fabrication of TSV</b>              | <b>7 hours</b>   |   |   |   |
| CNT, GNR, Properties of TSVs, Fabrication of TSVs, Challenges for TSV Implementation, Modeling and Performance Analysis of Copper-based, CNT-based, GNR-based TSVs, Liners in TSV.  |  |                  |   |   |   |
| <b>Module:6</b>   | <b>Thermal Modeling for 3-D ICs</b>                  | <b>7 hours</b>   |   |   |   |
| Heat Transfer in Three-Dimensional ICs, Thermal Analysis Techniques, Thermal Management Through Power Density Reduction - Enhanced Thermal Conductivity,  |  |                  |   |   |   |

|  |   |                             |                 |
|--|---|-----------------------------|-----------------|
| Hybrid Methodologies for Thermal Management.   |   |                             |                 |
| <b>Module:7</b>  | <b>Power Delivery for 3-D ICs</b>   | <b>6 hours</b>              |                 |
| The Power Delivery Challenge, Models for Three-Dimensional Power Distribution Networks, Through Silicon Via Technologies to Mitigate Power Supply Noise, Wire Sizing Methods in Three-Dimensional Power Distribution Networks. |   |                             |                 |
| <b>Module:8</b>  | <b>Contemporary Issues</b>  | <b>2 hours</b>              |                 |
| Guest lectures from Industries and R & D Organizations   |   |                             |                 |
|  |   | <b>Total Lecture Hours:</b> | <b>45 hours</b> |
| <b>Text Book(s)</b>  |   |                             |                 |
| 1.   | Vasilis F. Pavlidis, LLoannis Savidis and Eby G. Friedman, Three-Dimensional Integrated Circuit Design, 2017, 2 <sup>nd</sup> Edition, Elsevier Science, Netherlands. |                             |                 |
| 2.   | B. Wu, A. Kumar and S. Ramaswami, 3D IC Stacking Technology, 2011, 1 <sup>st</sup> Edition, McGraw-Hill Education, USA.   |                             |                 |
| <b>Reference Books</b>   |   |                             |                 |
| 1.   | Rohit Sharma, Design of 3D Integrated Circuits and Systems, 2015, 1 <sup>st</sup> Edition, CRC Press, USA.  |                             |                 |
| 2.   | J. Lau, Through-Silicon Vias for 3D Integration, 2012, Illustrated Edition, McGraw Hill, USA.   |                             |                 |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.  |   |                             |                 |
| Recommended by Board of Studies  |   | 05-11-2024                  |                 |
| Approved by Academic Council   |   | No. 76                      | Date 27-11-2024 |

| Course Code  | Course Title                              | L                | T | P | C              |
|--|---|------------------|---|---|----------------|
| BEVD408L   | Verification Methodologies                | 3                | 0 | 0 | 3              |
| Pre-requisite  | BEVD205L, BEVD205P                        | Syllabus Version |   |   |                |
|  |   | 1.0              |   |   |                |
| <b>Course Objectives</b>   |   |                  |   |   |                |
| This course is aimed to:   |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Provide an understanding and the need of functional verification.</li> <li>2. Develop constrained random verification environment with assertions and coverage.</li> <li>3. Write reusable verification environment using UVM.</li> <li>4. Provide an understanding of CDC and LP Verification</li> </ol>                        |   |                  |   |   |                |
| <b>Course Outcomes</b>   |   |                  |   |   |                |
| After completion of the course the student will be able to:  |   |                  |   |   |                |
| <ol style="list-style-type: none"> <li>1. Develop Constrained Random Verification Environment.</li> <li>2. Perform Functional Coverage and Assertions.</li> <li>3. Understand Threads and IPC.</li> <li>4. Develop UVM based test environment.</li> <li>5. Develop Verification Environment for Standard Protocol.</li> <li>6. Perform CDC and LP Verification.</li> </ol> |   |                  |   |   |                |
| <b>Module:1</b>  | <b>Functional Verification</b>            |                  |   |   | <b>5 hours</b> |
| Introduction, Functional Verification challenges and solutions, System Verilog Paradigm, Review of System Verilog, Constrained Random Verification Environment.  |   |                  |   |   |                |
| <b>Module:2</b>  | <b>Functional Coverage and Assertions</b> |                  |   |   | <b>7 hours</b> |
| Coverage Types – Anatomy of covergroup – Triggering a covergroup, Data Sampling – Cross Coverage – Coverage options, Evolution of System Verilog Assertions– Advantages – Creating an assertion testplan – SVA Assertion Methodology – Immediate Assertions – Concurrent Assertions, Clocking Basics – Operators – SVA Applications.                                       |   |                  |   |   |                |
| <b>Module:3</b>  | <b>Threads, IPC and Advanced OOPS</b>     |                  |   |   | <b>5 hours</b> |
| Working with Threads - Interprocess communication – Events, Semaphores, Mailboxes – Building a testbench with Threads and IPC - Callbacks, Parameterized Classes, Static and singleton classes, Creating a Test registry.  |   |                  |   |   |                |
| <b>Module:4</b>  | <b>UVM</b>                                |                  |   |   | <b>6 hours</b> |
| UVM Hierarchy – UVM Class Library – UVM Transaction Level Communication Protocol – UVM Phases.   |   |                  |   |   |                |
| <b>Module:5</b>  | <b>UVM – Verification Environment</b>     |                  |   |   | <b>6 hours</b> |
| Developing reusable verification components– Using Verification components– Developing reusable verification environment– UVM Examples.  |   |                  |   |   |                |
| <b>Module:6</b>  | <b>Case Study</b>                         |                  |   |   | <b>8 hours</b> |
| Verification of Standard Protocol– AMBA AHB-UVM Based.   |   |                  |   |   |                |

|  |  |                              |
|--|--|------------------------------|
| <b>Module:7</b>  | <b>Clock Domain Crossing and Low Power Verification</b>  | <b>6 hours</b>               |
| Design Complexity and CDC–Metastability– Synchronizer– CDC Checks using SVA– CDC Verification Methodology– CDC Verification at gate level– EDA Vendors and CDC Tools support– Power Requirements– Dynamic Low Power Verification challenges, UPF– UPF Methodology– UPF– Detailed SoC Example– Power Estimation at Architecture Level– UPF Features Subset. |  |                              |
| <b>Module:8</b>  | <b>Contemporary Issues</b>   | <b>2 hours</b>               |
| Guest lecture from Industries and R & D Organizations.   |  |                              |
|  |  | <b>Total hours: 45 hours</b> |
| <b>Text Book(s)</b>  |  |                              |
| 1.   | Ashok B. Mehta, ASIC/SoC Functional Design Verification – A Comprehensive guide to Technologies and Methodologies, 2017, 1 <sup>st</sup> Edition, Springer.    |                              |
| 2.   | Christian B Spear, System Verilog for Verification: A guide to learning the Testbench language features, 2012, 3 <sup>rd</sup> Edition, Springer Publications. |                              |
| <b>Reference Books</b>   |  |                              |
| 1.   | Progyna Khondkar, Low-Power Design and Power Aware Verification, 2017, 1 <sup>st</sup> Edition, Springer.  |                              |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test   |  |                              |
| Recommended by Board of Studies  | 05-11-2024   |                              |
| Approved by Academic Council   | No. 76   | Date 27-11-2024              |

| Course code  | Course Title                             | L                | T | P | C |
|--|--|------------------|---|---|---|
| BEVD409L   | Advanced Semiconductor Devices           | 3                | 0 | 0 | 3 |
| Pre-requisite  | BEVD201L                                 | Syllabus Version |   |   |   |
|  |  | 1.0              |   |   |   |
| <b>Course Objectives</b>   |  |                  |   |   |   |
| This course is aimed to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Give in-depth knowledge of the structure and operation of advanced semiconductor devices.</li> <li>2. Give students an idea about the properties of advanced materials used for semiconductor device fabrication.</li> <li>3. Introduce the applications of advanced semiconductor devices.</li> <li>4. Discuss the design challenges related to advanced semiconductor devices</li> </ol>   |  |                  |   |   |   |
| <b>Course Outcomes</b>   |  |                  |   |   |   |
| After completing this course, students shall be able to:   |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the physics of Nanoscale Multi-Gate Devices and identify the related design challenges</li> <li>2. Understand the operation of LED, LASER, and gain knowledge of their applications.</li> <li>3. Gain knowledge of power MOSFETs, Tunnel FETs and their applications</li> <li>4. Understand the operation of semiconductor-based sensors and their IoT and AI-based applications</li> <li>5. Gain knowledge of basic principles and developments related to Ferroelectric Transistors</li> <li>6. Analyze the design, synthesis, and performance of organic semiconductor devices.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>  | <b>Nanoscale Multi Gate Devices</b>      | <b>7 hours</b>   |   |   |   |
| Evolution from planar to nonplanar devices, Multigate Transistors – Multigate Transistor Physics – Gate All Around Transistor – Stacked Nanosheet Field Effect Transistor – Design Challenges, FinFET – Device Structure – Characteristics   |  |                  |   |   |   |
| <b>Module:2</b>  | <b>Optoelectronic Devices</b>            | <b>6 hours</b>   |   |   |   |
| Light Emitting Devices – Light emitting diodes (III-V, Quantum, Organic LEDs) and Light Emitting Transistors, Semiconductor LASERs, and applications, Photonic Devices.  |  |                  |   |   |   |
| <b>Module:3</b>  | <b>Power MOSFET</b>                      | <b>6 hours</b>   |   |   |   |
| Ideal Specific On-Resistance – Device Structure and Operation – Blocking Voltage – Forward conduction characteristics –Cell Optimization – Output Characteristics  |  |                  |   |   |   |
| <b>Module:4</b>  | <b>Ferroelectric Transistors</b>         | <b>6 hours</b>   |   |   |   |
| Features, Principles, and Developments of Ferroelectric-Gate Field-Effect Transistors-Switching in Nanoscale Hafnium Oxide-Based Ferroelectric Transistors   |  |                  |   |   |   |
| <b>Module:5</b>  | <b>Semiconductor Devices for sensors</b> | <b>5 hours</b>   |   |   |   |
| Semiconductor-based sensors (Gas sensors, Thermal sensors, Chemical sensors, pressure sensors) and their utilization for IoT and AI applications   |  |                  |   |   |   |
| <b>Module:6</b>  | <b>Steep Slope Devices</b>               | <b>7 hours</b>   |   |   |   |
| Basics of tunnel field effect transistors (FET), III-V Tunnel FET, Carbon-based tunnel FET, Nanowires tunnel FET, Application of tunnel FET, Introduction to negative capacitance FET and Impact ionization FET  |  |                  |   |   |   |
| <b>Module:7</b>  | <b>Organic Semiconductor Devices</b>     | <b>6 hours</b>   |   |   |   |



| Course code   | Course Title                                   | L                | T | P | C |
|---|--|------------------|---|---|---|
| BEVD410L  | Introduction to MEMS                           | 3                | 0 | 0 | 3 |
| Pre-requisite   | NIL  | Syllabus Version |   |   |   |
|   |  | 1.0              |   |   |   |
| <b>Course Objectives</b>  |  |                  |   |   |   |
| This course is aimed to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Educate on various Micro fabrication techniques.</li> <li>2. Introduce various sensors and actuators</li> <li>3. Educate on the applications of MEMS integrated with VLSI</li> </ol>  |  |                  |   |   |   |
| <b>Course Outcome</b>   |  |                  |   |   |   |
| After completion of the course, the student will be able to:  |  |                  |   |   |   |
| <ol style="list-style-type: none"> <li>1. Understand the concepts of micro sensors and actuators</li> <li>2. Comprehend the basic governing laws of miniaturization.</li> <li>3. Understand the materials requirement and different fabrication process of MEMS devices.</li> <li>4. Obtain knowledge of various modeling and simulation techniques for MEMS.</li> <li>5. Demonstrate CMOS based Micro system.</li> <li>6. Know the importance of reliability studies and Packaging of MEMS.</li> </ol> |  |                  |   |   |   |
| <b>Module:1</b>   | <b>Sensors</b>                                 | <b>6 hours</b>   |   |   |   |
| Micro sensors - Basic principles and working of micro sensors- Acoustic wave micro sensors- Bio-medical micro sensors- Chemical micro sensors – Optical Sensors – Pressure micro sensors- Thermal micro sensors-acceleration micro sensors  |  |                  |   |   |   |
| <b>Module:2</b>   | <b>Actuators</b>                               | <b>6 hours</b>   |   |   |   |
| Micro actuators - Basic principles and working of micro actuators- Electrostatic micro actuators- Piezoelectric micro actuators- Thermal micro actuators- SMA micro actuators- Electromagnetic micro actuators, micro valves, micro pumps.  |  |                  |   |   |   |
| <b>Module:3</b>   | <b>Scaling Laws of miniaturization</b>         | <b>6 hours</b>   |   |   |   |
| The multi-disciplinary nature of MEMS, Smart materials, Structures and Systems, Scaling in Geometry-Scaling in Rigid-Body Dynamics-Scaling in Electrostatic Forces-Scaling in<br>Electromagnetic Forces-Scaling in Electricity-Scaling in Fluid Mechanics-Scaling in Heat Transfer  |  |                  |   |   |   |
| <b>Module:4</b>   | <b>Materials and Fabrication</b>               | <b>7 hours</b>   |   |   |   |
| Substrates and wafers, Silicon and Silicon compounds, Gallium Arsenide, Piezoelectric materials, Polymers. Micro system fabrication process- Lithography, Dry and wet etching, Film deposition (PVD, CVD), LIGA, Micromolding, Electrodeposition.   |  |                  |   |   |   |
| <b>Module:5</b>   | <b>Modeling and Simulation of MEMS Devices</b> | <b>7 hours</b>   |   |   |   |
| Introduction to MEMS modeling and simulation tools, Basic concepts of design of MEMS devices and processes, Design for fabrication, Other design considerations, Analysis of MEMS devices, FEM and Multiphysics analysis, Modeling and simulation, connection between molecular and continuum mechanics.  |  |                  |   |   |   |
| <b>Module:6</b>   | <b>CMOS – MEMS</b>                             | <b>6 hours</b>   |   |   |   |
| CMOS technology, Classification of CMOS MEMS Technology, Fabrication methods, Read out circuits, Examples of CMOS sensors   |  |                  |   |   |   |

|   |  |                                  |
|---|--|----------------------------------|
| <b>Module:7</b>   | <b>Packaging, Integration and reliability</b>  | <b>5 hours</b>                   |
| Requirements of Packaging, Integration of MEMS – VLSI Technology, MEMS Packaging/ Package Types/ Packaging Unit Processes. MEMS Flip Chip Bonding, MEMS Testing, Reliability & Failure Analysis |  |                                  |
| <b>Module:8</b>   | <b>Contemporary Issues</b>   | <b>2 hours</b>                   |
| Guest lectures from Industries and R & D Organizations  |  |                                  |
| <b>Total Lecture hours:</b>   |  | <b>45 hours</b>                  |
| <b>Text Book(s)</b>   |  |                                  |
| 1.  | Tai-Ran-Hsu, MEMS and Microsystems: Design, Manufacture, and Nanoscale Engineering, 2020, 2 <sup>nd</sup> edition, McGraw Hill.                          |                                  |
| 2.  | Chang Liu, Foundation of MEMS, 2012, 2 <sup>nd</sup> edition, Pearson Education.   |                                  |
| <b>Reference Books</b>  |  |                                  |
| 1.  | Sergey Edward Lyshevski, Nano- and Microelectromechanical Systems, Fundamentals of Nano- and Microengineering, 2 <sup>nd</sup> edition, 2000, CRC Press. |                                  |
| 2.  | Marc Madou, Fundamentals of Microfabrication: The Science of Miniaturization, 2 <sup>nd</sup> edition, 2017, CRC Press.                                  |                                  |
| 3.  | V. Choudhary, K. Iniewski, MEMS: Fundamental Technology and Applications, 2017, 1 <sup>st</sup> edition, CRC Press.                                      |                                  |
| 4.  | Mohamed Gad el- Hak, The MEMS Hand book, 2012, 1 <sup>st</sup> edition, CRC Press.   |                                  |
| Mode of Evaluation: Continuous Assessment Test, Digital Assignment, Quiz and Final Assessment Test.   |  |                                  |
| Recommended by Board of Studies   |  | 05-11-2024                       |
| Approved by Academic Council  |  | No. 76      Date      27-11-2024 |

| Course Code   | Course Title                 | L                         | T    | P          | C |
|---|------------------------------|---------------------------|------|------------|---|
| BECE399J  | Summer Industrial Internship | 0                         | 0    | 0          | 1 |
| Pre-requisite   | NIL                          | Syllabus version          |      |            |   |
|   |                              | 1.0                       |      |            |   |
| <b>Course Objectives</b>  |                              |                           |      |            |   |
| 1. The course is designed so as to expose the students to industry environment and to take up on-site assignment as trainees or interns.  |                              |                           |      |            |   |
| <b>Course Outcomes</b>  |                              |                           |      |            |   |
| 1. Demonstrate professional and ethical responsibility.<br>2. Understand the impact of engineering solutions in a global, economic, environmental and societal context.<br>3. Develop the ability to engage in research and to involve in life-long learning.<br>4. Comprehend contemporary issues. |                              |                           |      |            |   |
| <b>Module Content</b>   |                              | <b>4 Weeks (28 hours)</b> |      |            |   |
| Four weeks of work at industry site.<br>Supervised by an expert at the industry.  |                              |                           |      |            |   |
| <b>Mode of Evaluation:</b> Internship Report, Presentation and Project Review   |                              |                           |      |            |   |
| Recommended by Board of Studies   |                              | 12-10-2022                |      |            |   |
| Approved by Academic Council  |                              | No. 68                    | Date | 19-12-2022 |   |

| Course Code  | Course Title | L                                       | T    | P          | C |
|--|--------------|---|------|------------|---|
| BECE497J   | Project-I    | 0                                       | 0    | 0          | 3 |
| Pre-requisite  | NIL          | Syllabus version                        |      |            |   |
|  |              | 1.0                                     |      |            |   |
| <b>Course Objectives</b>   |              |   |      |            |   |
| 1. To provide sufficient hands-on learning experience related to the design, development and analysis of suitable product / process so as to enhance the technical skill sets in the chosen field.   |              |   |      |            |   |
| <b>Course Outcomes</b>   |              |   |      |            |   |
| <ol style="list-style-type: none"> <li>1. Demonstrate professional and ethical responsibility.</li> <li>2. Evaluate evidence to determine and implement best practice.</li> <li>3. Mentor and support peers to achieve excellence in practice of the discipline.</li> <li>4. Work in multi-disciplinary teams and provide solutions to problems that arise in multi-disciplinary work.</li> </ol>  |              |   |      |            |   |
| <b>Module Content</b>  |              | <b>(Project Duration: One Semester)</b> |      |            |   |
| <p>Project may be a theoretical analysis, modeling &amp; simulation, experimentation &amp; analysis, prototype design, fabrication of new equipment, correlation and analysis of data, software development, applied research and any other related activities.</p> <p>Can be individual work or a group project, with a maximum of 3 students.</p> <p>In case of group projects, the individual project report of each student should specify the individual's contribution to the group project.</p> <p>Publications in the peer reviewed journals / International Conferences will be an added advantage.</p> |              |   |      |            |   |
| <b>Mode of Evaluation:</b> Assessment on the project - project report to be submitted, presentation and project reviews.   |              |   |      |            |   |
| Recommended by Board of Studies  |              | 12-10-2022                              |      |            |   |
| Approved by Academic Council   |              | No. 68                                  | Date | 19-12-2022 |   |

| Course Code  | Course Title            | L                | T                                       | P    | C          |
|--|-------------------------|------------------|---|------|------------|
| BECE498J   | Project-II / Internship | 0                | 0                                       | 0    | 5          |
| Pre-requisite  | NIL                     | Syllabus version |   |      |            |
|  |                         | 1.0              |   |      |            |
| <b>Course Objectives</b>   |                         |                  |   |      |            |
| 1. To provide sufficient hands-on learning experience related to the design, development and analysis of suitable product / process so as to enhance the technical skill sets in the chosen field.   |                         |                  |   |      |            |
| <b>Course Outcomes</b>   |                         |                  |   |      |            |
| <ol style="list-style-type: none"> <li>1. Formulate specific problem statements for ill-defined real life problems with reasonable assumptions and constraints.</li> <li>2. Perform literature search and / or patent search in the area of interest.</li> <li>3. Conduct experiments / Design and Analysis / solution iterations and document the results.</li> <li>4. Perform error analysis / benchmarking / costing.</li> <li>5. Synthesize the results and arrive at scientific conclusions / products / solution.</li> <li>6. Document the results in the form of technical report / presentation.</li> </ol>  |                         |                  |   |      |            |
| <b>Module Content</b>  |                         |                  | <b>(Project Duration: One Semester)</b> |      |            |
| <ol style="list-style-type: none"> <li>1. Project may be a theoretical analysis, modeling &amp; simulation, experimentation &amp; analysis, prototype design, fabrication of new equipment, correlation and analysis of data, software development, applied research and any other related activities.</li> <li>2. Project can be for one or two semesters based on the completion of required number of credits as per the academic regulations.</li> <li>3. Can be individual work or a group project, with a maximum of 3 students.</li> <li>4. In case of group projects, the individual project report of each student should specify the individual's contribution to the group project.</li> <li>5. Carried out inside or outside the university, in any relevant industry or research institution.</li> <li>6. Publications in the peer reviewed Journals / International Conferences will be an added advantage.</li> </ol> |                         |                  |   |      |            |
| <b>Mode of Evaluation:</b> Assessment on the project - project report to be submitted, presentation and project reviews.   |                         |                  |   |      |            |
| Recommended by Board of Studies  |                         |                  | 12-10-2022                              |      |            |
| Approved by Academic Council   |                         |                  | No. 68                                  | Date | 19-12-2022 |