Events

Value Added CourseonVAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
19-01-2025

-

09-03-2025

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This Training will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize and optimize for a better design.

Decoding Soils:Digital Mapping Techniques
One-Day Workshop on Algebra for the CSIR/GATE aspirants
A Hybrid – Masterclass on Compliance Strategy for Medical devices and Health Technology
A One-day National Level Workshop on AI, Machine Learning and Deep Learning

Undergraduate Admission

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Postgraduate NRI / Foreign Admission

Research

Research NRI / Foreign

VIT Online Education

Others

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.