Events

Value Added CourseonVAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
19-01-2025

-

09-03-2025
 School of Electronics Engineering (SENSE)
 Vellore Institute of Technology, Vellore

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This Training will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize and optimize for a better design.

Faculty Entrepreneurship Development Programme on Biofertilizers and Biopesticides
Two Day Online Workshop on Deep learning Techniques using TensorFlow and Python
International Workshop On
NVIDIA DLI Two Days workshop on Generative AI with Diffusion Models

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.

Skip to content