Events

Value Added Programme on VAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
10-03-2024

-

21-04-2024
 Department of Micro & Nano Electronics, SENSE
 TT238, Technology Tower, VIT, Vellore
  Brochure

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This Training will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize and optimize for a better design.

Value Added Course on VAC2411 – Technical Documentation with Latex
One-Day International Workshop Emerging Dimensions of Intellectual Property European and Indian Perspectives
Sangers Sequencing Data Analysis & Mutation Analysis
Faculty Entrepreneurship Development Programme on Biofertilizers and Biopesticides

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.

Skip to content