Events

Value Added Programme on VAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
10-03-2024

-

21-04-2024
 Department of Micro & Nano Electronics, SENSE
  Brochure

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This Training will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize and optimize for a better design.

Two Days National Level Hands-on Workshop on RTL to GDS -II Design Flow For IC Tapeout
Riviera’27
5-days International Workshop on AI and Edge Computing for Sustainable Development
VAC2521: Advanced RF and Microwave Design For Smart Device Applications

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.