Events

Value Added Programme on VAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
10-03-2024

-

21-04-2024
 Department of Micro & Nano Electronics, SENSE
  Brochure

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This Training will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize and optimize for a better design.

Summer Internship Programme on AI-Powered SMART AGRICULTURE: From DATA to INSIGHTS
5-Day Executive Development Program (EDP) on Technology Integration in Teaching and Learning Pedagogy
SUMMER INTERNSHIP PROGRAM
Management Development Programme on – Digital Disruptions and Competitive Advantage

VITEEE 2025

VITMEE / VITREE and VITLEE (For 24-04-2025 Exam)
E-admit card | Instructions to VITREE-VITMEE-Candidates

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.