Events

  • Home
  • All Events
  • Digital Hardware Architecture Design: Verilog, Pipeline Processors and FPGA Implementation
Digital Hardware Architecture Design: Verilog, Pipeline Processors and FPGA Implementation
16-06-2025

-

26-06-2025
 VIT-SENSE
 Vellore Institute of Technology, Vellore
Register For event
Registration Link
Registration Link
❖ E-Certificates will be provided to participants
❖ No TA/DA/Accommodation will be provided
❖ For more details, please contact the organizers
Upcoming Events Past Events
One-day hands-on workshop titled “Device Design Using Sentaurus TCAD
One-day hands-on workshop titled “Device Design Using Sentaurus TCAD
Start Date: 07-09-2026
One Day National Workshop on Interdisciplinary Research Roads in Memory Studies
One Day National Workshop on Interdisciplinary Research Roads in Memory Studies
Start Date: 17-09-2026
Enabling 6G Innovation through Advanced EDA and System-Level Design (Hybrid Mode)
Enabling 6G Innovation through Advanced EDA and System-Level Design (Hybrid Mode)
Start Date: 08-09-2026
one-day hands-on workshop on AI Made Practical with Python
one-day hands-on workshop on AI Made Practical with Python
Start Date: 10-10-2026

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.

  • Announcements

Research

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Research NRI / Foreign

VIT Online Education

Others