Events

One Day workshop on ASIC Design Using Cadence Tools
01-11-2025

-

01-11-2025
The Value-Added Lecture on ASIC Design aims to introduce students to the most in-demand skills in the field of ASIC design. The course covers both the fundamental concepts and practical hands-on training required in ASIC development. Students will gain experience across the complete design flow — from RTL to Netlist generation — including timing design using Tempus and DFT implementation using the Modus tool. This comprehensive training enables students to efficiently manage design projects and build a strong foundation for a career as an ASIC Design Engineer.
One-Day Workshop on Syntax & Symptoms: Where Clinical Care Meets Compute
5-DAY DRONE TECHNOLOGY WORKSHOP
One Day Hybrid Workshop on Exploitation to Investigation: A Hands-on Approach to Pentesting, AI Security Reporting, and Digital Forensics
AgriTech Revolution: AI Shaping the Fields of Tomorrow

Undergraduate Admission

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Postgraduate NRI / Foreign Admission

Research

Research NRI / Foreign

VIT Online Education

Others

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.