Events

Hands on ASIC Design using Cadence Tools – Hybrid Mode
27-06-2025

-

29-06-2025
It is an engaging three-day program designed to Circuit branch participants in the fundamentals of ASIC design and hardware description languages, particularly Verilog. Starting with an introduction to ASIC design flow, the event progresses through key concepts like combinational and sequential circuit design, FSM implementation, and reusable module creation. With hands-on sessions, participants explore practical RTL coding projects. The bootcamp culminates in group projects, presentations, and feedback.
Industry-Ready Skill Development program on HPLC, UPLC and AAS
Industry Academia Conclave
Summer Internship Programme 2025 Soil Health and Nutrient Management Approaches
Value Added Course on Biofuel Process Engineering(VAC-2312)

VITEEE 2025

VITMEE / VITREE and VITLEE (For 24-04-2025 Exam) E-admit card | Instructions to VITREE-VITMEE-Candidates

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.