Events

Hands on ASIC Design using Cadence Tools – Hybrid Mode
27-06-2025

-

29-06-2025
 SENSE
 The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP).
Register For event
Registration Link

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Registration Link
It is an engaging three-day program designed to Circuit branch participants in the fundamentals of ASIC design and hardware description languages, particularly Verilog. Starting with an introduction to ASIC design flow, the event progresses through key concepts like combinational and sequential circuit design, FSM implementation, and reusable module creation. With hands-on sessions, participants explore practical RTL coding projects. The bootcamp culminates in group projects, presentations, and feedback.

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Upcoming Events Past Events
GREEN BUILD LEADERSHIP EDP 2026
GREEN BUILD LEADERSHIP EDP 2026
Start Date: 28-01-2026
VALUE ADDED COURSE Implementation of ML Algorithms with FPGA – VAC2515
VALUE ADDED COURSE Implementation of ML Algorithms with FPGA – VAC2515
Start Date: 07-02-2026
ROBO – THON ConvergeX: IoT, AI, Edge, Colud, Intelligent Machines with Embedded Minds connected for Smarter Autonomous System
ROBO – THON ConvergeX: IoT, AI, Edge, Colud, Intelligent Machines with Embedded Minds connected for Smarter Autonomous System
Start Date: 21-02-2026
One-Day Executive Development Program on Micro X-Ray CT Scanner
One-Day Executive Development Program on Micro X-Ray CT Scanner
Start Date: 31-01-2026
  • Announcements

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.