Events

Hands on ASIC Design using Cadence Tools – Hybrid Mode
27-06-2025

-

29-06-2025
 SENSE
 The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP).
Register For event
Registration Link

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Registration Link
It is an engaging three-day program designed to Circuit branch participants in the fundamentals of ASIC design and hardware description languages, particularly Verilog. Starting with an introduction to ASIC design flow, the event progresses through key concepts like combinational and sequential circuit design, FSM implementation, and reusable module creation. With hands-on sessions, participants explore practical RTL coding projects. The bootcamp culminates in group projects, presentations, and feedback.

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Upcoming Events Past Events
Two Days National Level Hands-on Workshop on RTL to GDS -II Design Flow For IC Tapeout
Two Days National Level Hands-on Workshop on RTL to GDS -II Design Flow For IC Tapeout
Start Date: 10-09-2026
Riviera’27
Riviera’27
Start Date: 11-02-2027
5-days International Workshop on AI and Edge Computing for Sustainable Development
5-days International Workshop on AI and Edge Computing for Sustainable Development
Start Date: 05-10-2026
VAC2521: Advanced RF and Microwave Design For Smart Device Applications
VAC2521: Advanced RF and Microwave Design For Smart Device Applications
Start Date: 10-10-2026

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.

  • Announcements

Research

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Research NRI / Foreign

VIT Online Education

Others