Events

Hands on ASIC Design using Cadence Tools – Hybrid Mode
27-06-2025

-

29-06-2025
 SENSE
 The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP).
Register For event
Registration Link

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Registration Link
It is an engaging three-day program designed to Circuit branch participants in the fundamentals of ASIC design and hardware description languages, particularly Verilog. Starting with an introduction to ASIC design flow, the event progresses through key concepts like combinational and sequential circuit design, FSM implementation, and reusable module creation. With hands-on sessions, participants explore practical RTL coding projects. The bootcamp culminates in group projects, presentations, and feedback.

"The scheduled program has been postponed to July 2025. The exact dates will be announced as soon as possible (ASAP)."

Upcoming Events Past Events
Industry-Academia Conclave (IAC) 2025 – Electronics Renaissance : Accelerating Indian Leadership for Global Sustainability
Industry-Academia Conclave (IAC) 2025 – Electronics Renaissance : Accelerating Indian Leadership for Global Sustainability
Start Date: 01-09-2025
Data Driven Futures: An innovationin Data Science, AI/ML,Bioinformatics and Computing
Data Driven Futures: An innovationin Data Science, AI/ML,Bioinformatics and Computing
Start Date: 25-08-2025
Design and Debug of Embedded Systems
Design and Debug of Embedded Systems
Start Date: 09-09-2025
Workshop on Leverage AI in Software Defined Vehicles (SDVs)
Workshop on Leverage AI in Software Defined Vehicles (SDVs)
Start Date: 02-09-2025
  • Announcements

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.