Name: Three-day National Workshop on ASIC Design using Synopsys EDA Tools
Start: 2025-04-25 09:43:43
End: 2025-04-27 23:30:00

Events

Three-day National Workshop on ASIC Design using Synopsys EDA Tools

25-04-2025

-

27-04-2025

Three-day National Workshop on ASIC Design using Synopsys EDA Tools

SENSE

Vellore Institute of Technology, Vellore

Registration Link

The ASIC Design workshop primarily focuses on providing comprehensive hands-on experience in ASIC design and physical verification using Synopsys EDA tools and extensive lab practice. By the end of the course, participants will have a thorough understanding of the complete ASIC design flow, which includes synthesis, partitioning, floor planning, power planning, timing analysis, clock tree synthesis, and routing of functional unit blocks, as well as physical verification and sign-off checks. This workshop also assists faculty in guiding students as they work towards chip design for fabrication.