Events

Three-day National Workshop on ASIC Design using Synopsys EDA Tools
25-04-2025

-

27-04-2025

The ASIC Design workshop primarily focuses on providing comprehensive hands-on experience in ASIC design and physical verification using Synopsys EDA tools and extensive lab practice. By the end of the course, participants will have a thorough understanding of the complete ASIC design flow, which includes synthesis, partitioning, floor planning, power planning, timing analysis, clock tree synthesis, and routing of functional unit blocks, as well as physical verification and sign-off checks. This workshop also assists faculty in guiding students as they work towards chip design for fabrication.

Hands-On with Jamovi: Data Analysis for Everyone
Digital Hardware Architecture Design: Verilog, Pipeline Processors and FPGA Implementation
Industry-Ready Skill Development program on HPLC, UPLC and AAS Organized by VIT-TBI (Offline)
Professional Development Programme on Safety and Sustainability Synergy: Integrating Occupational and Environmental Responsibility

VITEEE 2025

VITMEE / VITREE and VITLEE (For 24-04-2025 Exam) E-admit card | Instructions to VITREE-VITMEE-Candidates

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.