Events

Three-day National Workshop on ASIC Design using Synopsys EDA Tools
25-04-2025

-

27-04-2025

The ASIC Design workshop primarily focuses on providing comprehensive hands-on experience in ASIC design and physical verification using Synopsys EDA tools and extensive lab practice. By the end of the course, participants will have a thorough understanding of the complete ASIC design flow, which includes synthesis, partitioning, floor planning, power planning, timing analysis, clock tree synthesis, and routing of functional unit blocks, as well as physical verification and sign-off checks. This workshop also assists faculty in guiding students as they work towards chip design for fabrication.

Online Seminar on “Gender Equality for Sustainable water Management ”
One day workshop on Data Analytics using Power BI, Process Macro and Recent Trends in Research
An Online Webinar on COMPANY INCORPORATION & REGULATORY/LEGAL COMPLIANCES
One Day International Workshop on Carbon Capture & Sustainability

Undergraduate Admission

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Postgraduate NRI / Foreign Admission

Research

VIT Online Education

Others

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.