Events

Two Day Training on Semiconductor Circuit Design and Simulation
10-01-2026

-

11-01-2026

TOPICS TO BE COVERED

  • CMOS Logic Simulation Using Cadence Virtuoso
  • Hands-On Different Logic Simulation - CMOS
  • Parametric Analysis, Power estimation - Cadence Virtuoso
  • Delay Estimation & Performance Metrics - Cadence Virtuoso
  • Introduction to Verilog HDL
  • RTL Simulation and Synthesis Using Cadence tools (Nclaunch + genus)
  • Placement and CTS Using Cadence Innovus
  • Complete Physical design using cadence Innovus

A One Day Workshop on Strategies to Crack UGC-NET/SET-English
International Conference on Next Generation Electronics NEleX-2026
International Conference on Biomaterials, Bioengineering, and Biotheranostics – BioMET’26
Value Added Program on Business Mathematics for Management

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.