Events

Two Day Training on Semiconductor Circuit Design and Simulation
10-01-2026

-

11-01-2026

TOPICS TO BE COVERED

  • CMOS Logic Simulation Using Cadence Virtuoso
  • Hands-On Different Logic Simulation - CMOS
  • Parametric Analysis, Power estimation - Cadence Virtuoso
  • Delay Estimation & Performance Metrics - Cadence Virtuoso
  • Introduction to Verilog HDL
  • RTL Simulation and Synthesis Using Cadence tools (Nclaunch + genus)
  • Placement and CTS Using Cadence Innovus
  • Complete Physical design using cadence Innovus

One-Day Workshop from LLMs to Agentic Al
METAMORPHOSIS 2027
Three-Day Hands-on Workshop Beyond the Basics: Advanced Time Series and Panel Data Econometrics
Value Added Training Program VAC2518 Foundations and Overview of ERP Systems

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.

 Announcements

Farewell Photos

Undergraduate Admission

Postgraduate Admission

Research

Undergraduate NRI / Foreign Admission

Undergraduate NRI / Foreign Admission

Postgraduate Admission

NRI / Foreign Admission

VIT Online Education

Others