Events

Two Day Training on Semiconductor Circuit Design and Simulation
10-01-2026

-

11-01-2026

TOPICS TO BE COVERED

  • CMOS Logic Simulation Using Cadence Virtuoso
  • Hands-On Different Logic Simulation - CMOS
  • Parametric Analysis, Power estimation - Cadence Virtuoso
  • Delay Estimation & Performance Metrics - Cadence Virtuoso
  • Introduction to Verilog HDL
  • RTL Simulation and Synthesis Using Cadence tools (Nclaunch + genus)
  • Placement and CTS Using Cadence Innovus
  • Complete Physical design using cadence Innovus

A One-day National Workshop Exposure to Final Year Project Domains in Electronics and Communication Engineering From Idea Selection to Project Development
One Day National Workshop on Next-Generation Vehicular Communication Security
2-day National Workshop “RISC-V on FPGA: Application Development & Porting”
FDP on APPLIED FORECASTING WITH PYTHON:From Classical Models to AI/ML

Undergraduate Admission

Undergraduate NRI / Foreign Admission

Postgraduate Admission

Postgraduate NRI / Foreign Admission

Research

Research NRI / Foreign

VIT Online Education

Others

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.