Events

Value Added Course on VAC2336 RTL to GDSII (SYSTEM ON A CHIP DESIGN)
07-02-2026

-

04-04-2026

With today's increasingly large and complex digital IC and system-on-chip (SoC) designs, design power closure, circuit power integrity and Testing become one of the main engineering challenges, thereby impacting the device's total time-to-market. This VAC will teach you how to implement a design from RTL-to-GDSII using various industry standard tools. You will start by coding a design in Verilog, simulate, synthesize, optimize and PnR for a better design.

National Workshop on QUANTUM MACHINE LEARNING
Five Days Workshop On Device to Silicon : TCAD & RTL to GDS II Hands On
10th Annual Conference of the Society of Inflammation Research SIRCON 2026
37th AGM of MRSI & 8th Indian Materials Conclave MRSI-2026

Beware of VITEEE fake websites

We came to know that some fake websites are misusing our VITEEE name. Kindly be aware of fraud websites. Please visit only https://vit.ac.in for admissions.